Code for reading flow & generating serial output, Assembly Language

Assignment Help:

Assembly Code for Reading Flow & Generating Serial Output

The timer is timer 1 is set for the baud rate 9600, as the crystal used is of 11.0592 Hz.  Then the timer 1 is started by TR1. The program checks the ASCII switch, flow status pins and the respective flow subroutine starts and in the flow subroutine the overflow status is   checked as well as the MOV B ,#X   where X is the character used to be displayed in PC  is used to stored in the register B.  The subroutines returns and the Serial transmission routine is called for serial transmission. In serial transmission subroutine the status of 79H is checked if found enabled then the value of B is transferred in SBUF and followed by character 'L' to SBUF.

The details assembly code is as below:-

         ; Define value setting for Timer in using Generate Baud Rate in transfer data.     

                    MOV IE,#00000000B

                     MOV TMOD,#00100000B

                     MOV TL1,#0FDH

                     MOV TH1,#0FDH

                ; Define value setting for SCON Register that select mode 1

                     MOV SCON,#01010000B

                     SETB TR1  

 MOV   P3 , #0FFH   ; Define  Port 3  as input port

 START  : MOV A ,P3

 ANL A, #80h   ;  Masking of    BITs except P3.7

 CJNE  A ,#00h ,   OVER       ; TO CHECK THE  ASCII  SWITCH 

               CPL 79H     ;   

               OVER :  MOV  A ,P3

               ANL A, #1Ch   ;  Masking of    BITs FLOW RATE

    ACALL FLOW00     ;  FLOW RATE 0  SUBROUTINE 

    ACALL FLOW01 ;  FLOW RATE 1  SUBROUTINE

    ACALL FLOW02 ;  FLOW RATE 2  SUBROUTINE

    ACALL FLOW03;  FLOW RATE 3 SUBROUTINE

    ACALL FLOW04;  FLOW RATE 4  SUBROUTINE

     ACALL FLOW05;  FLOW RATE 5  SUBROUTINE

     ACALL FLOW06 ;  FLOW RATE 6  SUBROUTINE

     ACALL FLOW07 ;  FLOW RATE 7  SUBROUTINE

     JB   79H , SKIP     ;  CHECK FOR ENABLED OR DISABLED SERIAL COMMUNICATION

     ACALL STXD    ;     SERIAL DATA COMMUNICATION  TX

    SKIP :  SJMP   START 

; FLOW RATE   SUBROUTINES SECTION

FLOW00 :    CJNE  A,#00H ,  NEXT0       ;  FLOW RATE   0

MOV B ,#'0'

NEXT0 : RET

FLOW01:    CJNE  A ,#04H  ,  NEXT1       ; FLOW RATE   1

MOV B ,#'1'

NEXT2  : RET

;  SUBROUTINE FLOW RATE   3

FLOW03:    CJNE  A,#0CH ,  NEXT3       ; FLOW RATE   3

MOV B ,#'3'

NEXT3 :RET

;    SUBROUTINE FLOW RATE   4

FLOW04:    CJNE  A,#10H ,  NEXT4       ; FLOW RATE   4

MOV B ,#'4'

NEXT4 :RET

 

;     SUBROUTINE FLOW RATE   5

FLOW05:    CJNE  A, #14H  ,  NEXT5       ; FLOW RATE   5

MOV B ,#'5' 

Next5 :RET

;     SUBROUTINE FLOW RATE   6

FLOW06:    CJNE  A,#18H ,  NEXT6       ; FLOW RATE   6

MOV B ,#'6'

Next6 :RET

;      SIMILARLY SUBROUTINE FLOW RATE   7

 ;   TRANSMISSION SERIAL  SUBROUTINE STARTS 

STXD :           MOV SBUF,B

                     JNB TI,$

                     CLR TI

                     MOV SBUF,#'L'  ;  Sending L  After the flow Rate

                     JNB TI,$

                     CLR TI

     RET 

 END


Related Discussions:- Code for reading flow & generating serial output

Develop an assembly language program, • To develop an assembly language pro...

• To develop an assembly language program to control a "simulated" intelligent domestic lighting system with the intention of deterring burglary. • To produce a schematic circuit d

Logical instruction-microprocessor, Logical Instruction : This type of...

Logical Instruction : This type of instructions is utilized for carrying out the bit by bit shift, basic logical operations or rotate. All of the condition code flags are affe

Overview of intel pro-pentium, Overview of Intel Pro-Pentium : The 2 c...

Overview of Intel Pro-Pentium : The 2 chief players in the PC CPU market are Motorola and Intel.  Intel has enjoyed incredible success with its processors since the early 1980

Memory segmentation-microprocessor, Memory Segmentation : The  memory ...

Memory Segmentation : The  memory in an 8086/8088  based system is organized as segmented memory. In this scheme, the whole physically available memory can be divided into a n

Cache memory-microprocessor, Cache Memory Caching is a technology based...

Cache Memory Caching is a technology based on the memory subsystem of any computer. The majoraim of a cache is to accelerate the computer while keeping the cost of the computer

Modes of 8255 a-microprocessor, The modes are determined by the contents of...

The modes are determined by the contents of the control register, whose format is given in Figure These modes are: Mode 0: If a group is in mode 0, it is divided into 2 sets.

Encrypting, write an assembly language program that has two subroutines : o...

write an assembly language program that has two subroutines : one for encrypting alphabates of a string and second fo decrypting the encoded string . in encryption simply converta

Pc bus and interrupt system-microprocessor, PC Bus and Interrupt System ...

PC Bus and Interrupt System The PC Bus utilized a bus controller, address latches, and data transceivers (bidirectional data buffers). 1) Bus controller : ( Intel 8288 Bus

2 homework assignements, I have two homework assignments due in 10 hours fo...

I have two homework assignments due in 10 hours for the x86 processor assembly language

Iret-loop-unconditional branch instruction-microprocessor, IRET : Return f...

IRET : Return from ISR:- When an interrupt service routine is called, before transferring control to it, the IP, CS  register and flag registers are stored in the stack to ment

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd