Classification of interrupts - computer architecture, Computer Engineering

Classification of interrupts: 

1. a) asynchronous

  •   external components or hardware malfunction

1.b)synchronous

  •   function of program state (for example overflow, page fault)

2a. coerced

  •   from OS or hardware (protection violation ,page fault)

2b. user request

  •   OS call

3a. Non-Maskable

User cannot disable processing

3b. User Maskable

User can disable processing

4a. within an instruction

Usually synchronous - Harder to deal with

4b. between Instructions

Usually asynchronous

5a. Termination

5b. Resume

  •   As if nothing is happened? Program will continue to execution

 

Posted Date: 10/13/2012 7:13:28 AM | Location : United States







Related Discussions:- Classification of interrupts - computer architecture, Assignment Help, Ask Question on Classification of interrupts - computer architecture, Get Answer, Expert's Help, Classification of interrupts - computer architecture Discussions

Write discussion on Classification of interrupts - computer architecture
Your posts are moderated
Related Questions
Reduce the following equation using k-map Y = BC‾D‾ + A‾BC‾D + ABC‾D + A‾BCD + ABCD Ans. Multiplying the first term with (A+A') Y = A'BC'D' + ABC'D' + A'BC'D + ABC'D + A'BCD +

Question: a) What is the main difference between the Princeton and Harvard microprocessor architectures? b) State five main differences between CISC and RISC architectures?

Explain the Benefits of Interpreter? The benefit of an interpreter though is that it doesn't need to go through the compilation stage during which machine instructions are gene

Problem: a) Most RMI and RPC systems expect to be supported by the "Request-Reply Protocol". Describe what "Request-Reply Protocol" is. b) Describe the invocation semantics

Forward Chaining - Artificial intelligence: Imagine we have a set of axioms which we know are true statements regarding the world. If we set these to each be a starting state o

Put an "X" next to any of the following that are RISC CPU characteristics that show diffrence between RISC from CISC a) has limited addressing modes b) used in Motorola 6000 pro

er table for hospital management system

Describe the customer service and support in post purchase Interaction. Post purchase Interaction: The considerations at this step can be explained by the given example:

Design a counter modulo 4 (sequential circuit with two flip-flops and one input U) which work like that: 1. When U=0, the state of the flip-flop does not change. 2. Whe

The excess-3 code of decimal 7 is represented by ? Ans. An excess 3 code of decimal 7 is equal to the binary code +3.