Classification of interrupts - computer architecture, Computer Engineering

Classification of interrupts: 

1. a) asynchronous

  •   external components or hardware malfunction

1.b)synchronous

  •   function of program state (for example overflow, page fault)

2a. coerced

  •   from OS or hardware (protection violation ,page fault)

2b. user request

  •   OS call

3a. Non-Maskable

User cannot disable processing

3b. User Maskable

User can disable processing

4a. within an instruction

Usually synchronous - Harder to deal with

4b. between Instructions

Usually asynchronous

5a. Termination

5b. Resume

  •   As if nothing is happened? Program will continue to execution

 

Posted Date: 10/13/2012 7:13:28 AM | Location : United States







Related Discussions:- Classification of interrupts - computer architecture, Assignment Help, Ask Question on Classification of interrupts - computer architecture, Get Answer, Expert's Help, Classification of interrupts - computer architecture Discussions

Write discussion on Classification of interrupts - computer architecture
Your posts are moderated
Related Questions
Explain the T Flip Flop? The toggle, or T, flip-flop is the bistable device that changes state on command from a common input terminal.   Truth Table

Create a class called  performance that records the information of a performance. The class should include at least five data items:  id,  title,  basePrice, startDate, endDate. Yo

Explain the TEST instruction TEST instruction performs the AND operation. The difference is that AND instruction changes the destination operand whereas TEST instruction doesn

What are the two ways of producing a list within a transaction? By submitting a separate report. By using leave to list-processing.

To sktech the circles in the visualization, you need to use the paramteric equation of a circle (x = r cos (Θ), y = r sin(Θ). A circle can be shown as a polygon where the points of

Q. Explain about Merge sort circuit? First split the given sequence of n numbers in two parts every part comprising of n/2 numbers. Afterwards recursively divide the sequence i

A model for parallel programming is an abstraction and is machine architecture independent. A model can be executed on several hardware and memory architectures. There are various

Forward Chaining: Now we have suppose we have a set of axioms that we know are true statements about the world. Whether we set these to each be an initial state of the segoal

Determine the Framed data including a parity bit   For illustration when even parity is chosen, parity bit is transmitted with a value of 0 if the number of preceding

Fetching a word from memory: CPU transfers the address of the needed information word to the memory address register (MAR). Address of the needed word is transferred to the pr