Classification of interrupts - computer architecture, Computer Engineering

Classification of interrupts: 

1. a) asynchronous

  •   external components or hardware malfunction

1.b)synchronous

  •   function of program state (for example overflow, page fault)

2a. coerced

  •   from OS or hardware (protection violation ,page fault)

2b. user request

  •   OS call

3a. Non-Maskable

User cannot disable processing

3b. User Maskable

User can disable processing

4a. within an instruction

Usually synchronous - Harder to deal with

4b. between Instructions

Usually asynchronous

5a. Termination

5b. Resume

  •   As if nothing is happened? Program will continue to execution

 

Posted Date: 10/13/2012 7:13:28 AM | Location : United States







Related Discussions:- Classification of interrupts - computer architecture, Assignment Help, Ask Question on Classification of interrupts - computer architecture, Get Answer, Expert's Help, Classification of interrupts - computer architecture Discussions

Write discussion on Classification of interrupts - computer architecture
Your posts are moderated
Related Questions
A) Execute a program where an ellipse follows the perimeter of the window. B)  Execute a program that can draw graphs, possibly following your plan from last week. Have it graph

Write a BASH/C shell script which takes a name of a directory as a command line argument, and prints unique login name of the users having files in that directory. Your code should

design modulo 12 up synchronous counter using t flip flop

Q. What do you mean by Manual Assembly? It was an old method which required the programmer to translate every opcode in its numerical machine language representation by search

Q. Explain about PARAM Super computer? PARAM is a high-performance, industry standard and scalable computer. It has developed from concepts of distributes scalable computers ma

The micro-instruction cycle can comprises two basic cycles: the fetch and execute. Here in the fetch cycle address of micro-instruction is produced and this micro-instruction is pu

What is Demand paging? Virtual memory is commonly executed by demand paging. In demand paging, the pager brings only those essential pages into memory instead of swapping in a

Define synchronous bus. Synchronous buses are the ones in which every item is transferred during a time slot(clock cycle) known to both the source and destination units. Synchr

Design a 4:1 mux in Verilog   Multiple styles of coding. e.g. Using if-else statements if(sel_1 == 0 && sel_0 == 0) output = I0; else if(sel_1 == 0 && sel_0 ==

What is PBO and PAI events? PBO- Process before Output-It verifies the flow logic before displaying the screen. PAI- Process after Input-It verifies the flowlogic after