Classification of interrupts - computer architecture, Computer Engineering

Classification of interrupts: 

1. a) asynchronous

  •   external components or hardware malfunction

1.b)synchronous

  •   function of program state (for example overflow, page fault)

2a. coerced

  •   from OS or hardware (protection violation ,page fault)

2b. user request

  •   OS call

3a. Non-Maskable

User cannot disable processing

3b. User Maskable

User can disable processing

4a. within an instruction

Usually synchronous - Harder to deal with

4b. between Instructions

Usually asynchronous

5a. Termination

5b. Resume

  •   As if nothing is happened? Program will continue to execution

 

Posted Date: 10/13/2012 7:13:28 AM | Location : United States







Related Discussions:- Classification of interrupts - computer architecture, Assignment Help, Ask Question on Classification of interrupts - computer architecture, Get Answer, Expert's Help, Classification of interrupts - computer architecture Discussions

Write discussion on Classification of interrupts - computer architecture
Your posts are moderated
Related Questions
Likewise to arrays but is preferred over an array due to of the following reasons. 1. A collection objects uses less Memory than an array. 2. It gives methods to add and dele

explain the construction and working of calomel electrode

Given a RAID 3 (bit-interleaved parity) with k disks, how well will large block transmits work? How well will it handle a high I/O request rate? Compare the performance to a one di

Processors Hypercube This is specific to in the hypercube: Here, every processor is depicted by the set of nodes of the graph and the several arcs are represented with communic

Over fitting Considerations : Hence in left unchecked there backpropagation in multi-layer networks can be highly susceptible to overfitting itself to the training examples. B

What is phase encoding or Manchestor encoding?  It is the method for combining clock information with data. It is a scheme in which alters in magnetization occur for each data

Name some register output control signals. Pc out , MDR out , Z out , Offset out , R1 out , R2 out , R3 out and TEMP out .

Input-Output-Processor Interconnection Network (IOPIN) This interconnection network is used for communication between I/O channels and processors. All processors commune with a

Explain Star topology. A network utilizes a star topology if each computer attach to a central point. The following figure demonstrates the concept: Star Topology

Depth-first search is different from Breadth-first search in the following ways: A depth search traversal method goes to the deepest level of the tree first and then works up w