Calculate sending-end voltage at 0.9 pf lagging, Electrical Engineering

Assignment Help:

A three-phase, 34.5-kV, 60-Hz, 40-km transmission line has a per-phase series impedance of 0.2+j0.5/km. The load at the receiving end absorbs 10 MVA at 33 kV. Calculate the following:

(a) Sending-end voltage at 0.9 PF lagging.

(b) Sending-end voltage at 0.9 PF leading.

(c) Transmission system efficiency and transmission-line voltage regulation corresponding to cases (a) and (b).

1396_Calculate Sending-end voltage at 0.9 PF lagging.png


Related Discussions:- Calculate sending-end voltage at 0.9 pf lagging

Determine the speed at which the machine runs as a motor, A 100-kW, dc shun...

A 100-kW, dc shunt generator, connected to a 220-V main, is belt-driven at 300 r/min, when the belt suddenly breaks and the machine continues to run as a motor, taking 10 kW from t

Draw and explain diode clipping circuit, Q. Draw and explain diode clipping...

Q. Draw and explain diode clipping circuit ? A diode clipping circuit can be used to limit the voltage swing of a signal. Clipper circuits are used to clip a portion of the w

Calculate the bandwidth and input-output resistance, Using the LM741operati...

Using the LM741operational amplifier build a voltage amplifier with the voltage gain of  |A V | = 500 v/v ± = 20%. Measure all necessary parameters of the amplifier (as per deliver

Evaluate phase difference between voltage and current, Evaluate Phase diffe...

Evaluate Phase difference between voltage and current: An inductive coil of reactance 15.7 Ω and resistance 32 Ω is connected in series with a capacitor of reactance 79.5 Ω. T

Network theorems.., how to calculate voltage when 3 voltage sources are giv...

how to calculate voltage when 3 voltage sources are given?

Singular value decomposition, Singular Value Decomposition (i) initial...

Singular Value Decomposition (i) initialize a 2x2 matrix m=[4 0.5;0.5 7]  Factorize the matrix with SVD [u d v]=svd(m) How the matrix u and v differ? Why is that?

What digits are represented by the signal, A signal stands for 0110 with po...

A signal stands for 0110 with positive logic in which low stands for 0 and high stands for 1. If negative logic (in which low stands for 1 and high stands for 0) is used, what digi

Kirchoff''s current law, Kirchoff's Current Law The total current ent...

Kirchoff's Current Law The total current entering a node in a circuit is equal to the total current leaving that node. A Node is a junction between two or more components.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd