When mt2 and gate is negative, Electrical Engineering

when MT2 and Gate  is Negative

In this case gate  current  flows  through P2N3 junction. Junction N1P2 forward  biased hence the triac  starts  conduction through  P1N1P2N2 layer initially. Since  the gate is  negative with respect to the  main terminal but MT1 but MT1  is negative with respect to MT2. Therefore MT1  attracts the holes  from P2  layer  through  N2 layer and triac  starts  conducting  through P1N1P2N2 layer.

809_when MT2 and Gate  is Negative.PNG

Figure When MT2 is positive and g is negative

Posted Date: 4/2/2013 7:33:41 AM | Location : United States







Related Discussions:- When mt2 and gate is negative, Assignment Help, Ask Question on When mt2 and gate is negative, Get Answer, Expert's Help, When mt2 and gate is negative Discussions

Write discussion on When mt2 and gate is negative
Your posts are moderated
Related Questions
explain how can you find hysteresis loss from hysteresis loop

A synchronous motor with a synchronous reactance of 12 ohms is operating with a current of 100 A at unity power factor supplying power to a large compressor. The phasor diagram for

Explain and drive the expression for fixed bias and potential divider.

Figure shows the cross-section of an electrostatic problem with translational symmetry: a rectangular coaxial cable. The inner conductor is held at 10 volts and the outer conductor

Normal 0 false false false EN-IN X-NONE X-NONE POWER SUPPLIERS

Based upon the following inputs, propose the optimal course of action for this venture: Probability of success: 30%; probability of failure: 30%; base case probability: 40%

industrial approach of speed control of dc series motor

Switching characteristics during turn on A positive  gate  pulse  between  gate and  cathodeis sufficient to turn  on a thyrisotr. In  this period  thyristor  changes its stat

Consider the following IIR filter. The initial input data sequence is given by x n = [10 15 20 15 8 6 9 0 0 0] Construct a table that shows the corresponding signal values at

transistor biasing stabilization problems