Visual presentation of an electrical network, Electrical Engineering

Visual Presentation of an Electrical Network:

The second layer corresponds to the distribution network coverage. The low voltage system and customer supply points along with latitude and longitudes are overlaid on the satellite images and/or the geographical maps of an area.

  • The further layer could hold equipment information, viz. poles, conductors, transformers, etc. Many of the electrical network or equipment has a geographical location and the full advantages of any network improvement can be had only if the work is carried out in the geographical context.
  • The "attribute data" is attached to every of the entities using a backend "database".

GIS can be used to generates and visualize layered data sets. Data in a GIS are referenced to geography; they have real world locations and could overlay one another. This procedure gives an whole new perspective to data analysis which cannot be seen in a table or list format.

1655_Visual Presentation of an Electrical Network.png

Figure: Visual Presentation of an Electrical Network Laid on the Map of an Area Using GIS

Posted Date: 2/8/2013 6:40:25 AM | Location : United States

Related Discussions:- Visual presentation of an electrical network, Assignment Help, Ask Question on Visual presentation of an electrical network, Get Answer, Expert's Help, Visual presentation of an electrical network Discussions

Write discussion on Visual presentation of an electrical network
Your posts are moderated
Related Questions
How you write this number in letters. 20,000.000.000

Q. Consider a full-wave single-phase bridge recti?er circuit with dc motor load, as shown in Figure (a). Let the transformer turns ratio be unity. Let the load be such that the

A synchronous motor with a synchronous reactance of 12 ohms is operating with a current of 100 A at unity power factor supplying power to a large compressor. The phasor diagram for

Merits: The circuit has the trend to stabilize operating point against changes in temperature and β-value. Demerits: In this type of circuit, to keep I C  independent o

For Parity Flag PRE ( Return on Parity Even)  and RPO ( Return on Parity Odd) Instructions RPE returns from the  subroutine to the  calling  program if parity flag is not s

Q. Show Quantization process Let Figure (a) illustrate a message f (t) with values between 0 and 7 V. A sequence of exact samples taken at uniform intervals of time is shown: 1

Problem (a) Figure gives the basic circuit of the diode limiter. Assuming that the diodes are ideal sketch and annotate the waveforms of the input voltage vi(t) and the load

Q. For the 4-bit D/A converter of Figure with V ref =-5 V, determine the range of analog output voltage and the smallest increment. Ans. The binary input range is from 0

Q. The K map of a logic function is shown in Figure, in which ds denote don't-care conditions. Obtain the SOP expressions.