Usb communication - computer architecture, Computer Engineering

Data packets:

USB communication takes the form of packets. Originally, all packets are sent from the host, using the root hub and possibly more hubs, to components. Some of those packets direct a device to send some packets in reply.

After the sync field discussed above, all packets are made of 8-bit bytes, transmitted least-significant bit first. First byte is a packet identifier (PID) byte. The PID is in fact 4 bits; the byte consists of the 4-bit PID followed by its bitwise complement. It redundancy helps detect errors. (Note that a PID byte contains at most 4 consecutive 1 bits, and consequently will never require bit-stuffing, even when combined with the last 1 bit in the sync byte. though, trailing 1 bits in the PID may need bit-stuffing within the first few bits of the payload.)

1173_USB communication.png


Posted Date: 10/13/2012 7:46:52 AM | Location : United States

Related Discussions:- Usb communication - computer architecture, Assignment Help, Ask Question on Usb communication - computer architecture, Get Answer, Expert's Help, Usb communication - computer architecture Discussions

Write discussion on Usb communication - computer architecture
Your posts are moderated
Related Questions
With relevant logic diagram and truth table explain the working of a two input EX-OR gate. Ans. 2-Input EX-OR Gate: An EX-OR or Exclusive gate recognizes words that have an od

Procedure Level Here, parallelism is obtainable in the form of parallel executable procedures. In that case, design of algorithm plays a key role. E.g. every thread in Java is

Explain macro definition. A unit of specification for a program generation is termed as a macro. This consists of name, body of code and set of formal parameters.

Explain the types of computer architecture Computer architecture can be divided into three main categories: Instruction Set Architecture, or ISA, is the image of a computing

Find the boolean expression for the logic circuit shown below. Ans. Output of Gate-1 (NAND) = (AB)' Output of Gate-2 (NOR) = (A'+B)' Output of Gate-3 (NOR) = [(AB)' + (

Reading Decision Trees: However we can justified by see that a link between decision tree representations and logical representations that can be exploited to make it easier t

Q. Show the layout of Dvorak-Dealey keyboard? This was one keyboard layout designed to be a challenger to QWERTY layout. This was designed by August Dvorak and William Dealey a

Data Validation condition: The following condition stated below must be met for a data to be valid as is shown in the figure 3a below. 1. The data on the SDA line must remain stabl

Which scheduler selects processes from secondary storage device? Ans. Medium term scheduler selects processes from secondary storage device.