Test-logical instruction-microprocessor, Assembly Language

TEST : Logical Compare Instruction: The TEST instruction performs bit by bit logical AND operation on the 2 operands. Each bit of the result is then set to value I, if the equivalent bits of both operands are I, else the result bit is reset to  value 0. The result of this ending operation is not available for further use) but flags are affected. The affected flags are CF, OF, WF, SF and PF. The operands might be registers, immediate data or memory. The instance of this instruction are as follows:

Example :

 

1.  TEST       AX,         BX

2.  TEST       [0500], 06H

3.  TEST       [BX]       [Dl],       CX

Posted Date: 10/12/2012 2:41:30 AM | Location : United States







Related Discussions:- Test-logical instruction-microprocessor, Assignment Help, Ask Question on Test-logical instruction-microprocessor, Get Answer, Expert's Help, Test-logical instruction-microprocessor Discussions

Write discussion on Test-logical instruction-microprocessor
Your posts are moderated
Related Questions
Fourth  Generation Microprocessor : The single chip 32-bit microprocessor was introduced in 1981 by Intel as iAPX 432. The other 4th generation  microprocessors  were;  Hewlett

write a program that calculates the fibonacci series: except for the first two numbers in the sequence

I need some guidance on which project to make in assembly language

Power Pc : A Power PC is a microprocessor designed to meet a standard, which was combining designed by Motorola, Apple and IBM. The PowerPC standard specifies a common instruc

Port Mapped I/O or I/O Mapped I/O I/O devices are mapped into a separate address space. This is generally accomplished by having a different set of signal lines to denote a mem

AAD stand for what??

how we can multiply two 8 bit number with rotation

8279 Keyword /Display Controller : Figure shows the structure of 8279 and its interface to the bus. Addressing is according to the table given below. CS        RD

Why is the capability to relocate processes desirable?

8088  Timing System Diagram The 8088 address/data  bus is divided  in 3 parts (a) the lower 8 address/data  bits, (b) the middle 8 address bits, and (c) the upper 4 status/