Technical loss reduction - power supply, Electrical Engineering

Technical Loss Reduction - Power Supply

1. Technical loss reduction could be achieved through several measures such as network reconfiguration, load balancing, network reconductoring, capacitor installation (shunt or series), employing auto voltage booster, relocation of distribution transformers at load centres,  laying additional link lines, augmentation of distribution transformers, addition of new  distribution transformers, Improving joints, increasing HT:LT ratio, adoption of HVDS (High Voltage Distribution System) and regular manages of distribution network.

2. The acceptable technical power loss levels are within the range of 8.25% to 15.5% depending on configuration of the network, physical parameters of the network, level of loading and prevalent operating voltage levels and etc.

3. In the long-term, plans for phased strengthening and improvement of the distribution systems along with related transmission system will have to be prepared or implemented on a regular basis.

Posted Date: 2/6/2013 6:43:16 AM | Location : United States







Related Discussions:- Technical loss reduction - power supply, Assignment Help, Ask Question on Technical loss reduction - power supply, Get Answer, Expert's Help, Technical loss reduction - power supply Discussions

Write discussion on Technical loss reduction - power supply
Your posts are moderated
Related Questions
Q. A 60-Hz, six-pole, wye-connected, three-phase induction motor, with the parameters R 1 = R 2 = 0.025  and Xl 1 = Xl 2 = 0.125 , is controlled by variable-frequency control


Q. "Developing countries could delay opening the capital account until the domestic financial system is strong enough to withstand the sometimes flow of world capital and violen

LIFO (Last In First Out) stack is used in 8085.In this type of Stack the last kept information can be retrieved first.

Hello I am doing a Btec degree in Electrical and electronic engineering and I was wondering if you can help me complete it because I am behind

A forward converter has the following parameters: input source voltage V s = 100 V, N 1 /N 2 = N 1 /N 3 = 1, magnetizing inductance L m = 5 mH, output inductor L o = 200 μH, C

Q. For the CS JFET ampli?er circuit of Figure, R D = 2k and R L = 3k. The JFET with ro = 15 k has a voltage gain A v1 =-4.5 when the entire source resistance is bypassed. Fin


what ''s part of dcmotor or dc generator

The block diagram for a 3-bit ripple counter is shown in Figure (a). Obtain a state table for the number of pulses N = 0 to 8, and draw a state diagram to explain its operation.