Technical loss reduction - power supply, Electrical Engineering

Technical Loss Reduction - Power Supply

1. Technical loss reduction could be achieved through several measures such as network reconfiguration, load balancing, network reconductoring, capacitor installation (shunt or series), employing auto voltage booster, relocation of distribution transformers at load centres,  laying additional link lines, augmentation of distribution transformers, addition of new  distribution transformers, Improving joints, increasing HT:LT ratio, adoption of HVDS (High Voltage Distribution System) and regular manages of distribution network.

2. The acceptable technical power loss levels are within the range of 8.25% to 15.5% depending on configuration of the network, physical parameters of the network, level of loading and prevalent operating voltage levels and etc.

3. In the long-term, plans for phased strengthening and improvement of the distribution systems along with related transmission system will have to be prepared or implemented on a regular basis.

Posted Date: 2/6/2013 6:43:16 AM | Location : United States







Related Discussions:- Technical loss reduction - power supply, Assignment Help, Ask Question on Technical loss reduction - power supply, Get Answer, Expert's Help, Technical loss reduction - power supply Discussions

Write discussion on Technical loss reduction - power supply
Your posts are moderated
Related Questions

how to write a matlab program for TITO system to draw nyquit plots.

Normal 0 false false false EN-IN X-NONE X-NONE 8085MICROPROCESSOR ARCHITECTURE

Explain junction transistors (npn and pnp). Junction Transistor: This transistor consists of two p-n junctions combined in one crystal as demonstrated in figure below.

Define the DMA controller interface. A DMA controller interfaces along with a few peripherals which may request DMA. The controller chooses the priority of simultaneous DMA req

#What are the types of Negative Feedback Amplifier?

Define Johnson Counters to Make Simpler Combinational Logic? The ring counter technique able to be efficiently utilized to implement synchronous sequential circuits. A main pr

what is quantization noise

Explain with proper diagram all the six modes of operation of programmable interval timer 8254. Mode 0: The output in mode 0 is initially low, and will stay low for the perio

Q. Sketch the asymptotic Bode diagrams for the following functions: