Simulation of a pn junction, Electrical Engineering

Simulation of a pn Junction

An n+ p junction is fabricated on a p-type silicon substrate with NA = 8×1015 cm-3 . The n+ region has a concentration of ND = 1.5×1018 cm-3 and a junction depth of xj = 1.4 μm. The total device depth is 10 μm (from top to bottom contact).

Use Sentaurus to simulate and view the results for the following conditions:

1. Zero Bias, Uniform Doping Profiles Using uniform doping profiles, verifies the 1D and 2D doping concentration of this junction. Also plot the 1D potential across the junction to estimate the built-in potential and depletion region width. Compare the results with the theoretical values.

You may want to use a non-uniform mesh, which is denser in the top 2 μm of the device.

2. Reverse Bias, Uniform Doping Profiles Simulate the diode under reverse bias. Plot the reverse IV characteristics and extract the breakdown voltage. Compare your result with Figure in the text. What is the maximum electric field in the junction just before breakdown?

2305_Simulation of a pn Junction.png

3. Forward Bias, Uniform Doping Profiles Plot the IV relation for this diode under a forward bias between 0 and 1 V. What allows us to raise the forward bias above 0.7 V? How can this be seen from the simulation output?

Hint: Examine the change in the IV curve with increasing voltage and determine the cause of this change.

4. High Temperature, Uniform Doping Profiles The junction temperature is raised to 580°C. Simulate this junction up to a reverse bias of 12V and a forward bias of 1V. Plot and explain the IV characteristics.

5. Reverse Bias, Gaussian n+ Doping Profiles Using a Gaussian profile for the n+ region with peak concentration of 1.5×1018 cm-3 and junction depth of xj = 0.7 μm, verify the 1D and 2D doping concentration of the junction. Plot the 1D potential across the junction to estimate the built-in voltage and depletion width at equilibrium. Compare Vbi with the theoretical value and compare Vbi and junction width to those from part 2. Also, estimate the minority carrier diffusion lengths Ln and Lp.

Posted Date: 2/15/2013 12:04:40 AM | Location : United States

Related Discussions:- Simulation of a pn junction, Assignment Help, Ask Question on Simulation of a pn junction, Get Answer, Expert's Help, Simulation of a pn junction Discussions

Write discussion on Simulation of a pn junction
Your posts are moderated
Related Questions
One of the simplest circuits is the asynchronous or ' ripple' counter. Below is shown the circuit diagram of a simple 3 stage ripple counter. The operation of this circuit

For  Zero  Flag JZ ( Jump on Zero) and JNZ ( jump on no zero ) Instruction JZ  transfer  the  execution of the program to the  speciffed address if zero  flag is set (Z=

Research and recommend a sensor for a real full size conveyor system of approximately 1000mm width to detect objects of varying size passing along it. Discuss the suitability of th

Transistor Hybrid model:- Make Use of h - parameters to explain a transistor have the following benefits. a)      h - Parameters are real numbers that are up to radio frequ

Explain the Advantage of Synchronous Counters? The most significant advantage of synchronous counters is that there is no cumulative time delay because all flip-flops are trigg

Q. Sketch the timing diagram for a 4-bit ripple counter which uses T flip-flops.

how can yuo calculate voltage,curent basing on the meter bridge?

N-type semiconductor is an example of (A)  Extrinsic semiconductor.            (B) Intrinsic semiconductor. (C)  Super conductor.                        (D)  Insulators.

How do I connect a Capacitor on the machine if it has a start mechanism