Simulation of a pn junction, Electrical Engineering

Simulation of a pn Junction

An n+ p junction is fabricated on a p-type silicon substrate with NA = 8×1015 cm-3 . The n+ region has a concentration of ND = 1.5×1018 cm-3 and a junction depth of xj = 1.4 μm. The total device depth is 10 μm (from top to bottom contact).

Use Sentaurus to simulate and view the results for the following conditions:

1. Zero Bias, Uniform Doping Profiles Using uniform doping profiles, verifies the 1D and 2D doping concentration of this junction. Also plot the 1D potential across the junction to estimate the built-in potential and depletion region width. Compare the results with the theoretical values.

You may want to use a non-uniform mesh, which is denser in the top 2 μm of the device.

2. Reverse Bias, Uniform Doping Profiles Simulate the diode under reverse bias. Plot the reverse IV characteristics and extract the breakdown voltage. Compare your result with Figure in the text. What is the maximum electric field in the junction just before breakdown?

2305_Simulation of a pn Junction.png

3. Forward Bias, Uniform Doping Profiles Plot the IV relation for this diode under a forward bias between 0 and 1 V. What allows us to raise the forward bias above 0.7 V? How can this be seen from the simulation output?

Hint: Examine the change in the IV curve with increasing voltage and determine the cause of this change.

4. High Temperature, Uniform Doping Profiles The junction temperature is raised to 580°C. Simulate this junction up to a reverse bias of 12V and a forward bias of 1V. Plot and explain the IV characteristics.

5. Reverse Bias, Gaussian n+ Doping Profiles Using a Gaussian profile for the n+ region with peak concentration of 1.5×1018 cm-3 and junction depth of xj = 0.7 μm, verify the 1D and 2D doping concentration of the junction. Plot the 1D potential across the junction to estimate the built-in voltage and depletion width at equilibrium. Compare Vbi with the theoretical value and compare Vbi and junction width to those from part 2. Also, estimate the minority carrier diffusion lengths Ln and Lp.

Posted Date: 2/15/2013 12:04:40 AM | Location : United States







Related Discussions:- Simulation of a pn junction, Assignment Help, Ask Question on Simulation of a pn junction, Get Answer, Expert's Help, Simulation of a pn junction Discussions

Write discussion on Simulation of a pn junction
Your posts are moderated
Related Questions
For the circuit in figure, find the current through each resistor.

Q. Use the node-voltage method to find the current I through the 5- resistor of the circuit of Figure.


Q. Define Number Systems? A number system, in general, is an ordered set of symbols (digits) with relationships defined for addition, subtraction, multiplication, and division.

Assembly Language Programming  In this   chapter  we will   discuss  programming  in assembly  language and  machine  language. The  difference  in machine  assembly  and high


Define Combinations of logic gates? The Logic gates be able to combined to produce more complex functions. They can as well be combined to substitute one kind of gate for anoth

What are program-invisible registers? The local and global descriptor tables are determined into the memory system. So as to access and give the address of these tables, the pr

Explain IDIV instructions in 8086 family with example and their effect on flag. IDIV: It used to divide a 16-bit signed number with an 8-bit signed no. or 32 bit signed numb

Q. An n-channel JFET having V P = 3.5 V and I DSS = 5 mA is biased by the circuit of Figure with V DD = 28 V, RS = 3000 , and R 2 = 100 k. If the operating point is given by