Simulation of a pn junction, Electrical Engineering

Simulation of a pn Junction

An n+ p junction is fabricated on a p-type silicon substrate with NA = 8×1015 cm-3 . The n+ region has a concentration of ND = 1.5×1018 cm-3 and a junction depth of xj = 1.4 μm. The total device depth is 10 μm (from top to bottom contact).

Use Sentaurus to simulate and view the results for the following conditions:

1. Zero Bias, Uniform Doping Profiles Using uniform doping profiles, verifies the 1D and 2D doping concentration of this junction. Also plot the 1D potential across the junction to estimate the built-in potential and depletion region width. Compare the results with the theoretical values.

You may want to use a non-uniform mesh, which is denser in the top 2 μm of the device.

2. Reverse Bias, Uniform Doping Profiles Simulate the diode under reverse bias. Plot the reverse IV characteristics and extract the breakdown voltage. Compare your result with Figure in the text. What is the maximum electric field in the junction just before breakdown?

2305_Simulation of a pn Junction.png

3. Forward Bias, Uniform Doping Profiles Plot the IV relation for this diode under a forward bias between 0 and 1 V. What allows us to raise the forward bias above 0.7 V? How can this be seen from the simulation output?

Hint: Examine the change in the IV curve with increasing voltage and determine the cause of this change.

4. High Temperature, Uniform Doping Profiles The junction temperature is raised to 580°C. Simulate this junction up to a reverse bias of 12V and a forward bias of 1V. Plot and explain the IV characteristics.

5. Reverse Bias, Gaussian n+ Doping Profiles Using a Gaussian profile for the n+ region with peak concentration of 1.5×1018 cm-3 and junction depth of xj = 0.7 μm, verify the 1D and 2D doping concentration of the junction. Plot the 1D potential across the junction to estimate the built-in voltage and depletion width at equilibrium. Compare Vbi with the theoretical value and compare Vbi and junction width to those from part 2. Also, estimate the minority carrier diffusion lengths Ln and Lp.

Posted Date: 2/15/2013 12:04:40 AM | Location : United States







Related Discussions:- Simulation of a pn junction, Assignment Help, Ask Question on Simulation of a pn junction, Get Answer, Expert's Help, Simulation of a pn junction Discussions

Write discussion on Simulation of a pn junction
Your posts are moderated
Related Questions
Q. Explain the drain characteristics of JFET with external bias? It gives relation between Id and Vds for different values of Vgs.(which is called the running variable). The ab

Define Sampling Frequency? Since real analog signals consist of several frequencies, spectrum of the input signals should be limited to make sure that no signal energy exists a

Voltage is referred as Potential difference among two points. Potential means its force. I think so.voltage defination is 100% correct.

Q. Several forms of interference? Interference may take several forms: ac hum, higher frequency pulses and "whistles," or erratic waveforms commonly known as static. Interferin

Describe the process control instructions STC - It sets the carry flag & does not affect any other flag  CLC - it resets the carry flag to zero &does not affect any other fl

What are the different kinds of surface entities used in CAD? Give homogeneous Matrix form equation for : (i) B-Splive Curve (ii) Bezier Curve

Q. A JK flip-flop is shown in Figure (a). (a) Modify it to operate like the D flip-flop of Figure (b). (b) Modify the JK flip-flop to operate like the T flip-flop of Figure (

Ask question #how to construct thunderstrom detector with circuit breaker.

design SR latch with universal logic gates.draw and explain the logic diagrams