Shl/sal-logical instruction-microprocessor, Assembly Language

SHL/SAL : Shift logical/Arithmetic Left: These instructions shift the operand byte or word bit by bit to the left and insert 0 in the newly introduced least significant bits. In case of all the ROTATE and SHIFT instructions, the count is either 1 or specified by register CL. The operand might reside in a register or a memory location but can't be an immediate data. All flags are affected depending on the result. Given figure describe the execution of this instruction. It is to be considering here that the shift operation is through carry flag.

1125_SHL-SAL.jpg

                                                    Figure: Execution of SHL/SAL

Posted Date: 10/12/2012 2:46:12 AM | Location : United States







Related Discussions:- Shl/sal-logical instruction-microprocessor, Assignment Help, Ask Question on Shl/sal-logical instruction-microprocessor, Get Answer, Expert's Help, Shl/sal-logical instruction-microprocessor Discussions

Write discussion on Shl/sal-logical instruction-microprocessor
Your posts are moderated
Related Questions
ALP to preform of two 16-bit numbers in register addressing mode

Execution Unit (EU) and Bus Interface Unit (BIU) : 8086 consist of two processors called EU and BIU. Two Processors can work parallel. This improves speed of execution. BIU fi

Project Description: Write an 80x86 assembly program that performs the following functions: Reads a set of integers from a file into an array. The data file name is to be

define accounting.briefly explain the accounting concepts which guide the accountant at the recording stage.

I/O interface I/O  devices such as displays and keyboards  establish  communication of computer with outside world. Devices may be interfaced in 2 ways Memory mapped I/O and I/

How is bob different from johnny in the outsiders

Addressing mode of 8086 : Addressing mode specify a way of locating operands or data. Depending on the data types used the memory  addressing  modes and in the instruction  ,

DIV: Unsigned Division:- This instruction performs unsigned division operation. It divides an unsigned word or double word by a 16-bit or 8-bit operand. The dividend might be in t

Cache components The cache sub-system may be divided into 3 functional blocks: Tag RAM, SRAM and theCache Controller. In real designs, these blocks can be implemented  by multi

Compute the Fibonacci sequence - assembly program: Problem: Fibonacci   In this problem you will write a program that will compute the first 20 numbers in the Fibonacci sequ