Shld store hl pair direct instruction , Electrical Engineering

SHLD Store HL pair Direct Instruction

This  instruction is used to store the contents of HL  register  pair to  memory  address specified  in the  instruction and the  next address. Data  byte stored  in register L is  copied to memory  address specified  in the  instruction and  data byte  stored  in register H is copied  to the next  memory  address.  The instruction format is

SHLD 16 - bit address

[ 16 - bit address ] - L

[ 16 -  bit address +1 ] H

Posted Date: 4/4/2013 5:57:52 AM | Location : United States







Related Discussions:- Shld store hl pair direct instruction , Assignment Help, Ask Question on Shld store hl pair direct instruction , Get Answer, Expert's Help, Shld store hl pair direct instruction Discussions

Write discussion on Shld store hl pair direct instruction
Your posts are moderated
Related Questions
Why rhehostat is not used in the field of dc series motor

Transparent latch D flip  Flop A typical  example  of this  type of D flop  is 7475 shown  in figure when CLK  connected is enable signal is high and the flip  flop  is enabled

Q. Cause of sparking at the brushes of a DC Motor? Ans: Sparking at the brushes can be occur due to poor quality of carbon brushes, loose connection, poor armature of carbon

what is shunt clipper?

For the circuit of Figure(a), obtain the complete solution for the current i L (t) through the 5-H inductor and the voltage v x (t) across the 6- resistor.

Q. A shift register can be used as a binary (a) divide by-2, and (b) multiply-by-2 counter. Explain. Show a block diagram of a 4-bit shift-right register using JKFFs.

What is a PCI bus? Peripheral Component Interconnect: PCI bus was developed through Intel and introduced in 1993. This is geared specifically to fifth- and sixth-generation sys

Voltage, current, and charge control: The collector-emitter current can be seen as being controlled through the base-emitter current (current control), or through the base-emi

Q. J and K are the external inputs to the JKFF shown in Figure. Note that gates 1 and 2 are enabled only when the clock pulse is high. Consider the four cases of operation and expl

Q. pn-Junction under Bias? Let an external source be connected between the p- and n-regions, as shown in Figure (a). (b) shows the circuit representation of the pn-junction or