Shared memory and distributed memory, Computer Engineering

Shared Memory

Refers to the memory part of a computer system in which the memory can processed directly by any of the processors in the system.

Distributed Memory

Refers to network based memory in which there is no general address space for the a variety of memory modules consist of the memory system of the (networked) system. Generally, a processor or a collection of processors have some memory module connected with it, independent of the memory modules connected with other processors or group of processors.

 

Posted Date: 3/1/2013 5:42:54 AM | Location : United States







Related Discussions:- Shared memory and distributed memory, Assignment Help, Ask Question on Shared memory and distributed memory, Get Answer, Expert's Help, Shared memory and distributed memory Discussions

Write discussion on Shared memory and distributed memory
Your posts are moderated
Related Questions
Describe the Assume - Assembler directives ASSUME: This directive would be used to map the segment register names with memory addresses.  Syntax is as below: ASSUME SS:

Clocked SR flip flop A clock pulse is a sequence of logic 0, logic 1, and logic 0 occuring on the CLK input. Time t n occurs before the clock pulse and time t n+1

Why does IPV6 use separate extension headers? Explain. The extension headers in Ipv6 are utilized for economy and extensibility. Partitioning the datagram functionality in sepa

What are advantages and benefits to businesses by e-commerce over extranets? The advantages and benefits to businesses comprise: Less Paperwork: along with documents and bus

What are difference between latches and flipflops? Difference : Latches are level-sensitive, while, flipflops is edge sensitive. It means to say edge sensitive that O/p change

WAR (write after read) - Data hazards in computer architecture: WAR (write after read) - j tries to write at destination before it is read by i , hence i  wrongly gets the n

What is sector sparing? Low-level formatting also sets aside spare sectors not visible to the operating system. The controller can be told to change each bad sector logically w

Pass I of the assembler must also generate the intermediate code for the processed statements. Justify your answer. Criteria for selection of a suitable intermediate code form

Address translation with dynamic partition : Given figure shows the address translation process with dynamic partitioning, where the processor provides hardware support for

Software Engineering is a layered technology. Explain