Shared memory and distributed memory, Computer Engineering

Shared Memory

Refers to the memory part of a computer system in which the memory can processed directly by any of the processors in the system.

Distributed Memory

Refers to network based memory in which there is no general address space for the a variety of memory modules consist of the memory system of the (networked) system. Generally, a processor or a collection of processors have some memory module connected with it, independent of the memory modules connected with other processors or group of processors.

 

Posted Date: 3/1/2013 5:42:54 AM | Location : United States







Related Discussions:- Shared memory and distributed memory, Assignment Help, Ask Question on Shared memory and distributed memory, Get Answer, Expert's Help, Shared memory and distributed memory Discussions

Write discussion on Shared memory and distributed memory
Your posts are moderated
Related Questions
Prove the equations using the Boolean algebraic theorems that is given below A‾BC + AB‾C + ABC‾+ ABC = AB + BC + AC Ans. The equation given is A‾BC + AB‾C + ABC‾+ ABC = AB + BC +

What is a macro ? How it is defined ? Preprocessor' is a translation phase that is applied to  source code before the compiler  proper  gets  its  hands on  it.  Generally,  th


Basics of Caches: "The caches are situated on basis of blocks, the shortest amount of data which may be copied between 2 adjacent levels at a time. "If requested data by th

what can be different assignments given on this topic?

how we get a perfect tutorial for face recognition using java

An assembly language is a? Ans. Low level programming language is an assembly language.

Use as few gates as possible, design a NAND-to-AND gate network that realize the following Boolean algebra expression. A'BC'D + ABC'D' + A'B'CD' + AB'C'D'

Q. Show Buffered mode for Point-to-point Message Passing? Buffered mode: Transmitting can be started whether or not matching receives has been started and transmitting may comp

The logic circuit shown in the given figure can be minimised to Ans. The minimised figure of logic diagram is D, the output of the logic circuit is as Y=(X+Y')'+(X'+(X+