Seven segment decoder, Computer Engineering

A design for the seven segment decoder is required.

The decoder has four inputs which represent a number from 0 to 9 in binary and seven outputs which are connected to the seven segment display.

2363_seven segment decoder.png                        845_seven segment decoder1.png

Inputs which represent numbers 10 to 15 never occur so don't care states can be used for the seven outputs.

Also the numbers 6 and 9 can be displayed with or without the top/bottom horizontal bar. 

919_seven segment decoder2.png

Posted Date: 8/27/2012 2:53:23 AM | Location : United States







Related Discussions:- Seven segment decoder, Assignment Help, Ask Question on Seven segment decoder, Get Answer, Expert's Help, Seven segment decoder Discussions

Write discussion on Seven segment decoder
Your posts are moderated
Related Questions
Directed-Test Methodology Building a directed verification environment with a comprehensive set of directed tests is very time-consuming and difficult. As directed tests only c

The goal of this question is to create a program that takes as input two images that are related by a homography, and which "warps" the second image (piscine2.bmp) to align with th

What is model?  A universe together with an assignment of relations to relation symbol is known as a model.  A model M is a tuple (U, P1, P2..Pk), where U is the universe and P

What is Assembler A macro-assembler or assembler normally forms a part of operating system. That translates an assembly language program into machine language program.

Q. Show the Shared Programming Using Library Routines? The mainly well-liked of them is use of combo function known as fork() and join(). Fork() function is used to initialize

Subroutine are the part of implementing processes (like any process can call a subroutine for achieve task), whereas the interrupt subroutine never be the part. Interrupt subroutin

ISDN handles data pertaining to? ISDN handles data pertaining to all digital services.

Explain the different types of buses with neat diagram. When a word of data is transferred among units, all the bits are transferred in parallel over a set of lines known as bu

Perform multiplication with showing the contents of accumulator, B register and Y register during each step. (Accumulator, B, Y are 4-bit registers) B=06 Y=02

Basics of Caches: "The caches are situated on basis of blocks, the shortest amount of data which may be copied between 2 adjacent levels at a time. "If requested data by th