Ror-logical instruction-microprocessor, Assembly Language

ROR : Rotate Right without Carry: This instruction rotates the contents of destination operand to the bit-wise right either by one or by the count specified in register CL, excluding carry. The least significant bit is pushed into the carry flag and concurrently it is transferred into the most significant bit position at each operation. Remaining bits are shifted right by the particular positions. The SF, PF, and ZF flags are remain unchanged by the rotate operation. The operand might be a memory location or register but it can't be an immediate operand. Given figure described the operation. The destination operand might be  a memory location or a register (except a segment register).

1006_ROR.jpg

                                 Figure : Execution of ROR Instruction

Posted Date: 10/12/2012 3:00:17 AM | Location : United States







Related Discussions:- Ror-logical instruction-microprocessor, Assignment Help, Ask Question on Ror-logical instruction-microprocessor, Get Answer, Expert's Help, Ror-logical instruction-microprocessor Discussions

Write discussion on Ror-logical instruction-microprocessor
Your posts are moderated
Related Questions
CBW: Convert Signed Byte to Word: This instruction converts a signed byte to a signed word. In other terms, it copies the sign bit of a byte to be converted to all of the bits in

Assume that the registers are initialized to EAX=12345h,EBX =9528h ECX=1275h,EDX=3001h sub AH,AH sub DH,DH mov DL,AL mov CL,3 shl DX,CL shl AX,1 add DX,AX


INTO : Interrupt on Overflow:- It is executed, when the overflow flag OF is set. The new contents of IP and CS register are taken from the address 0000:0000 as described in INT

8279 Keyword /Display Controller : Figure shows the structure of 8279 and its interface to the bus. Addressing is according to the table given below. CS        RD

Intel's 8237 DMA controller : 1) The 8237 contain 4 independent I/O channels 2) It contains 27 registers, 7 of which are system-wide registers and 5 for each channel. 3)

how to add 111 and 333 in assembly language

RICS/CISC Architecture An essential aspect of computer architecture is the design of the instruction set for the processor.  The instruction set selected for a specific compute

A/D conversion: Basic tasks: (a) Write a program that will read and display the analog voltage on pin PE7 approximately once every second. (b) Write a program that will read and d

Interrupt Priority Management The interrupt priority management logic indicated in given figure can be implemented in several ways. It does not required to be present in system