Rise time - power semiconductor devices , Electrical Engineering

Rise  Time (tr)

During  rise time voltage falls from 90% Va to 10%  where  Va where Va is the initial  anode  voltage. In terms  of current  time taken  by anode  current  to rise form  10% Ia 90 % I a is  the final value  of anode  current. The turn  on time  of a thyristor mainly depends  upon the  rise time. If tr is high means ton will be high.  To reduce the time tr should  be kept  low in limit. The rise  time tr can  be reduced by applying  high and  current  pulses to the gate because is inversely proportional to the magnitude of Is  and its build up rate. During tr Ia  starts spreading from the narrow  conducting  region near  the gate.

Posted Date: 4/2/2013 3:42:44 AM | Location : United States







Related Discussions:- Rise time - power semiconductor devices , Assignment Help, Ask Question on Rise time - power semiconductor devices , Get Answer, Expert's Help, Rise time - power semiconductor devices Discussions

Write discussion on Rise time - power semiconductor devices
Your posts are moderated
Related Questions
in DC series generator we consider Eg=V+Ia(Ra+Rse).But in DC shunt generator why it is only Eg=V+IaRa and not Eg=V+Ia(Ra*Rsh/Ra+Rsh)

The aim of this question is to help you become familiar with phasor diagrams, and in particular to see how the diagram changes when one of the system parameters (in this case resis

Q. A silicon npn BJT is biased by the method shown in Figure, with R E = 240 , R 2 = 3000 , and V CC = 24 V. The operating point corresponds to V BEQ = 0.8V, I BQ = 110 µA,

Two identical three-phase, 33-kV, wye connected, synchronous generators operating in parallel share equally a total load of 12 MW at 0.8 lagging power factor. The synchronous react

I''m trying to design ADC using MAX1198 and DAC using IDAC in Multisim 12 but none of them are working. I need some help in this regard

Long-Term Plans for Technical Loss Reduction Long-term measures for technical loss reduction include all measures that require to be taken for the improvement of quality and r

How to design an Oscillator Circuit (500 MHz range) with no Op amps?

Q. An 8 - pole dc generator has 500 armature conductors and has a useful flux per pole of 0.065 web. What will be the emf generated if it is lap connected and runs at 1000 r.p.m.

Q. Write notes on clamping ? Clamping network shifts (clamps) a signal to a different d.c level, that is it introduces a d.c. level to an a.c signal. Hence, the clamping networ

hello... i want to design a 1 to 8 demux with 4bit inputs and output. but i dont know the architecture in gate level. please help me... in fact, i need the architecture in gate lev