Risc architecture - computer architecture, Computer Engineering

RISC  architecture - computer architecture:

What is reduced regarding it? The answer of this question is that to make all instructions the equal length the number of bits that are used for the opcode is reduced. Accordingly fewer instructions are provided. The instructions that were thrown out are the less significant string and BCD (binary-coded decimal) operations. Acutely, now that memory access is limited there aren't various kinds of MOV instructions or ADD instructions. Therefore the previous architecture is called CISC (Complete Instruction Set Computer). RISC architectures are also known as LOAD/STORE architectures.

The number of registers in RISC is typically 32 or more. The first the MIPS 2000 and RISC CPU has 32 GPRs as different to 16 in the 68xxx architecture and 8 in the 80x86 architecture. The only disadvantage of RISC is the code size of it. Typically more instructions are required and there is a waste in short instructions (POP, PUSH).

 

 

Posted Date: 10/13/2012 3:42:41 AM | Location : United States







Related Discussions:- Risc architecture - computer architecture, Assignment Help, Ask Question on Risc architecture - computer architecture, Get Answer, Expert's Help, Risc architecture - computer architecture Discussions

Write discussion on Risc architecture - computer architecture
Your posts are moderated
Related Questions
Assessing Heuristic Searches Given a specific problem you want to create an agent to solve, there can be more than one way of specifying it as a search problem, more than one o

, an HTML 4.0 element supported by Netscape6 and MSIE, defines a set of text which is associated with a specific form element. For illustration, code belo

sir, please give me an source code program for Hierarchial-Directory-system using any Unix/Linux

Q. Show the spawned program? include "pvm3.h"  main() {    int ptid, msgtag;    char buf[100];    ptid = pvm_parent();    strcpy(buf, "hello, world from ");

Explain Transport Layer of OSI Model. The transport layer utilizes the services provided through the network layer, as best path selection and logical addressing, to give end

Non-Uniform Memory Access Model (NUMA) In shared memory multiprocessor systems, local memories can be joined with every processor. The group of every local memories form the gl

This is a high-level matrix/array language with control flow statements, functions, data structures, input/output, and object-oriented programming features. It permits both "progra

What is a parallel port? A parallel port transfers data in the form a number of bits, typically 8 to 16, concurrently to or from the device.

When a robot scripts runs the output makes a test log. Test logs are managed now is the TestManager application. Rational now permits you to classify your logs into any type of for

create a BCD adder combinational ckt. that adds 2 digit BCD inputs