Risc architecture - computer architecture, Computer Engineering

RISC  architecture - computer architecture:

What is reduced regarding it? The answer of this question is that to make all instructions the equal length the number of bits that are used for the opcode is reduced. Accordingly fewer instructions are provided. The instructions that were thrown out are the less significant string and BCD (binary-coded decimal) operations. Acutely, now that memory access is limited there aren't various kinds of MOV instructions or ADD instructions. Therefore the previous architecture is called CISC (Complete Instruction Set Computer). RISC architectures are also known as LOAD/STORE architectures.

The number of registers in RISC is typically 32 or more. The first the MIPS 2000 and RISC CPU has 32 GPRs as different to 16 in the 68xxx architecture and 8 in the 80x86 architecture. The only disadvantage of RISC is the code size of it. Typically more instructions are required and there is a waste in short instructions (POP, PUSH).

 

 

Posted Date: 10/13/2012 3:42:41 AM | Location : United States







Related Discussions:- Risc architecture - computer architecture, Assignment Help, Ask Question on Risc architecture - computer architecture, Get Answer, Expert's Help, Risc architecture - computer architecture Discussions

Write discussion on Risc architecture - computer architecture
Your posts are moderated
Related Questions
It happens when two or more processes are reading or writing some joint data and the final result depends on who runs exactly when.

Technology Enablers - Information System The progression described above has been enabled by five main factors: Increases in processing capability allowing smaller and

What are limitations of assembly language? i. It is changed to machine language using assembler which is time consuming when compared with machine language. ii. It is comple

Disadvantages  1.  The X12 standard is so large and general  2.  EDI communications negotiate a technical agreement to explain exactly what subset of EDI they will use

It is recommended that you capture your assignment as a Hierarchical Design in Multisim. Look at the Help topic Working with Larger Designs. Design and thoroughly test each module

Draw a circuit of an NMOS inverter and explain its operation


Do you provide storage and destruction services? We will assess your storage and destruction needs as part of our evaluation process. Our destruction services can be performed

How many methods used to control traffic flowing into and out of the network by firewall? Firewalls utilize one or more of three ways to control traffic flowing into and out of

Determine the types of Sensors Different types of sensors are used to give real time information to computers. Frequently, an analogue to digital converter (ADC) is required a