Resetin input - externally initiated signals , Electrical Engineering

RESETIN  Input

It is an  active  low signal when  it goes low program counter is  reset to zero and busses are tri stated  it also reset interrupt enable flip flop  and instruction register. No  other flag  or register is  affected.

 RESET OUT (output)

 It indicates that microprocessor is  being  reset.  This signal can be used to reset other  devices.

Posted Date: 4/4/2013 3:42:15 AM | Location : United States







Related Discussions:- Resetin input - externally initiated signals , Assignment Help, Ask Question on Resetin input - externally initiated signals , Get Answer, Expert's Help, Resetin input - externally initiated signals Discussions

Write discussion on Resetin input - externally initiated signals
Your posts are moderated
Related Questions
what is fuck

define all the symbols with their units of DC generater

Q. Basic definition of electromagnetism? A basic understanding of electromagnetism is essential to the study of electrical engineering because it is the key to the operation of

What Is the Concept of Dual beam CRO ?

With respect to serial communication define the asynchronous communication. Asynchronous implies "no synchronization", and therefore does not require sending and receiving idl

Q. What is the basic difference between the weighted resistor and the R-2 R ladder D/A converters?

Q. A coaxial cable with polyethylene dielectric (ε r =2.26) connects an antenna to a receiver 30maway. Determine the velocity of wave propagation in the cable and the delay of the

i av designed my circuit in proteus and written the java graphical code for analysis of the results....i need help on how i can run this circuit in proteus and get the results in t

Circuit with inductive load  Electromagnetic induction When a conductor is moved across a magnetic field so as to cut by the lines of force (or flux, an electromotive force

Define NOT Gate - Microprocessor? The NOT GATE which is as well called an Inverter, is used to invert the logic state of a signal. The output Q is true while the input A is NOT