Register-to-register architecture, Computer Engineering

Register-to-Register Architecture: In this organization, results and operands are accessed not directly from the main memory by the scalar or vector registers. The vectors which are required presently can be stored in the CPU registers. Cray- 1 computer accept this architecture for the vector instructions and its CPY having 8 vector registers, every register capable of storing a 64 element vector where single element is of 8 bytes.

 

Posted Date: 3/4/2013 5:03:39 AM | Location : United States







Related Discussions:- Register-to-register architecture, Assignment Help, Ask Question on Register-to-register architecture, Get Answer, Expert's Help, Register-to-register architecture Discussions

Write discussion on Register-to-register architecture
Your posts are moderated
Related Questions
State and prove Demorgan's second theorem   Proof: Demorgan's second theorem   = A‾ + B‾ The two sides of the equation here   = A‾ + B‾ is represented through the logic d

What are the Advantages of Interviewing - Opportunity to motivate interviewee to give open and free answers to analyst's questions    -  allows analyst to probe for more f

What are the Rules of Timescale directive Rules -  'Timescale directive, like all compiler directives, affects all modules compiled after directive,  whether  in  same  fi

Microsoft access has vast advantages for a programmer and end user. Some of the advantages are ? Relative compatibility with SQL and VBA. ? Microsoft SQL server desktop engi

State the Use parameters and parameter definition modules. Parameters aren't preprocessor definitions and they have scope (for example parameters are associated with specific

How is a multidimensional array defined in terms of a pointer to a collection of contiguous arrays of lower dimensionality ? C does not have true multidimensional arrays. Howev

Algorithmic Complexity theory: Moreover a similar situation occurs in broad to specific ILP systems when the inference rules are deductive thus they specialize. So at some sta

The Linux Process Scheduler uses time slice to prevent a single process from using the CPU for too long. A time slice specifies how long the process can use the CPU. In our simulat

Maximum channel utilization in a LAN is defined by frame time (t f ) and propagation time (t p ). It is defined by (A) t p /t f (B) t f /t p  (C) 1 + (t f /t p )

Visualization Visualization is a general method in contract to search based tools.  In this method visual aids are given like pictures to assist the programmer in evaluating th