Reduced instruction set computer - risc, Computer Engineering

Reduced Instruction Set Computer (RISC):

As we discussed before most of the modern CPUs are of the GPR (General Purpose Register) type. A few instances of such type of CPUs are the, IBM 360, Intel 80x86 ,Motorola 68xxx and DEC VAX But as these CPUS were obviously better than previous accumulator and stack based CPUs they were yet lacking in various areas:

1. The instructions were of varying length from 1 byte to 6-8 bytes. It is reason of problems with the pre- fetching and pipelining of instructions.

2. ALU (Arithmetic Logical Unit) instructions could have operands that were memory locations. Since the number of cycles it takes to access memory varies so does the all instruction. It isn't good for pipelining, compiler writers and several multiple issues.

3. Most of the ALU instruction had only 2 operands where 1 of the operands is also the destination. It means this operand is cracked in the time operation or it ought to be saved before somewhere.

Therefore in the early 80's the idea of RISC was come. The SPARC project was begun at Berkeley and the MIPS project at Stanford. RISC means Reduced Instruction Set Computer. The ISA is composed of instructions that all have accurately the similar size, typically 32 bits. so they can be pipelined  and pre-fetched and successfully. All of the ALU instructions have 3 operands which are just registers. Only memory access is throughout explicit LOAD/STORE instructions. Therefore A = B + C can be assembled as:

LOAD   R1, A

LOAD   R2, B

ADD     R3, R1, R2

STORE C, R3

Posted Date: 10/13/2012 3:40:25 AM | Location : United States







Related Discussions:- Reduced instruction set computer - risc, Assignment Help, Ask Question on Reduced instruction set computer - risc, Get Answer, Expert's Help, Reduced instruction set computer - risc Discussions

Write discussion on Reduced instruction set computer - risc
Your posts are moderated
Related Questions
The scheduling in which CPU is allocated to the process with least CPU-burst time is called? Ans. Shortest job first Scheduling wherein CPU is allocated to the process with lea

Define the Emphasis on Object Structure Emphasis on Object Structure, not on Operation Implementation In object orientation the importance is on specifying the qualities

Q. Design an OR to AND gates combinational network for the following Boolean expression:   ABCD + A'BC'D + A'BC'D' + A'BCD + (A'B'C'D' + AB'CD) Two terms in parenthesis are Don

GlobalFon is an international communication company, which offers international prepaid calling cards. They introduced three different types of cards, (1) AsiaFon: is cheapest for

Explain the use of structures with pointers C permits a pointer to a structure variable. In fact a pointer to a structure is same to a pointer to any other variable. The pointe

Different systems that can participate in grid computing as platform are:  Windows 3.1, 95/98, NT, 2000 XP , DOS, OS/2, , supported by  Intel ( x86); Mac OS  A/UX (Unix)  sup

Why does FTP use two standard ports whereas other protocols, in general use only one port? Justify. File transfer protocol uses a control connection just to send commands and r

Simplify   the   following   expression   into   sum   of   products   using   Karnaugh   map F(A, B, C, D) = ∑ (1,3,4,5,6,7,9,12,13) Ans. Simplification of the giv

COGNITIONS Mr. X exhibits a generally high-quality level of cognitive and intellectual functioning, as evidenced by his performance on the MMSE-2 and WAIS-IV. His one weakness w

Binning process is very helpful to save space. Performance may differ depending upon the query generated sometimes solution to a query can come within some seconds and sometimes it