## Realize the basic gates with any one universal gate, Computer Engineering

Assignment Help:

What is a universal gate? Give examples. Realize the basic gates with any one universal gate.

Ans:

Universal Gates:  NAND and NOR are termed as Universal gates. The OR, AND and NOT gates can be realized by using any of such two gates.  The complete logic system can be implemented using any of such two gates. These gates are simple to realize and consume less power than the other gates.

Realizations of NOT, AND and OR gates using NAND gates

NOT GATE: Fig. (a) Demonstrates the realization of Inverter (NOT) gate by using NAND gate. Both the inputs to the NAND gates are tied together hence the gate works like an inverter (NOT) gate. Fig.(a) Realization of Inverter (NOT) gate using NAND gate

AND GATE: Fig. (b) Demonstrates the realization of AND gate by using two NAND gates. This has combination of two NAND gates provides AND operation. The first NAND gate has two inputs as A and B. The 2-inputs to the second NAND gate are tied together and the output (AB)‾ of the primary gate is fed to this universal terminal. The output is AB therefore giving AND operation. Fig. (b) Realization of AND gate using NAND gates

OR GATE: Fig. (c) Demonstrates the realization of OR gate by using NAND gates. The two inputs from the entire first two NAND gates are tied together and fed through A and B as demonstrated in the figure. The outputs are as A‾ and B‾. The outputs are fed to as inputs to third NAND gate. The last output is A OR B therefore giving OR operation. Fig. (c) Realization of OR gate using NAND gates

#### Explain half-adder with truth-table and logic diagram, What is a half-adder...

What is a half-adder? Explain a half-adder with the help of truth-table and logic diagram. Ans. Half Adder: It is a logic circuit for the addition of two 1-bit numbers is term

#### Describe buffer of receiving process, Q. Describe buffer of receiving proce...

Q. Describe buffer of receiving process? MPI_Gather (Sendaddr, Scount, Sdatatype, Receiveaddr, Rcount, Rdatatype,Rank, Comm): 'Using this function process with rank' rank

#### How branching takes place in instruction pipeline, How branching takes plac...

How branching takes place in Instruction pipeline. Explain with suitable examples

#### Artificial intelligence, what are the domains of artificial intelligence

what are the domains of artificial intelligence

#### Explain about memory buffer register, Q. Explain about Memory Buffer Regist...

Q. Explain about Memory Buffer Register? Memory Buffer Register (MBR): It's a register that comprises the data to be written in memory (write operation) or it obtains the data

What is link destruction? Link destruction is inverse of link creation. When a link is destroyed makes sure the associated objects accessible by other handles or intentionally

#### Write the truth table and simplify karnaugh map, For F = A.B.C + B.C.D ...

For F = A.B.C + B.C.D ‾ + A‾.B.C ,  write  the  truth  table and simplify using Karnaugh map . And. Simplification of Logic Function F = A B C + B C‾ D + A‾ B C. Therefore the

#### Difference between the physical drive and the logical drive., A physical dr...

A physical drive is drive the in which you can physically see in the computer system itself. That is the gadget itself. Logical drive is placed inside the physical drive and th

#### Explain the ccitt hierarchical structure of switching, Explain the CCITT hi...

Explain the CCITT hierarchical structure of switching using block schematic. Hierarchical network are able of handing heavy traffic where needed, and at similar time use mini

#### NachoS, Can I get the scheduling code for NachOS?

Can I get the scheduling code for NachOS?  