Queue operation-microprocessor, Assembly Language

Queue Operation :

326_queue operation.jpg

 

RQ/CT0, RQ/G1-Request/Grant:  These pins are utilized by other local bus masters, in themaximum mode, to force the processor to release the local bus at the end of the processor's current bus cycle. Each of the pins is bi- directional with RQ/GT () having greater priority than RQ/GT1.  RQ/GT pins have pull up internally resistors and can be left unconnected. The request& grant sequence is described below.

1) A pulse1 clock wide from another bus master requests the bus access to 8086.

2) During 74 (current)  or T, (next) clock cycle, a pulse 1 clock wide from 8086 to the requesting master,  show  that the 8086  has allowed  the local  bus  to float  and that it will enter  the "hold acknowledge" state at next clock cycle. The CPU's bus interface unit is probable to be disconnected from the local bus of the system.

 3) A 1 clock wide pulse from the master indicates to 8086 that the 'hold' request is just going to end and the 8086 can regain control of the local bus at the next clock cycle.

Thus each master to master exchange of the local bus is a sequence of 3 pulses. There might be at least 1 dead clock cycle after each bus exchange. The request &grant pulses are active low. Those are received for the bus requests when 8086 is performing I/O cycle or memory, the granting of the bus is ruled by the rules as discussed in case of, HLDA andHOLD in minimum mode.

Yet now, we have described the architecture and pin configuration of 8086. Next, we will study some operational features of 8086 based systems.

 

 

Posted Date: 10/10/2012 2:22:12 AM | Location : United States







Related Discussions:- Queue operation-microprocessor, Assignment Help, Ask Question on Queue operation-microprocessor, Get Answer, Expert's Help, Queue operation-microprocessor Discussions

Write discussion on Queue operation-microprocessor
Your posts are moderated
Related Questions
Format of Control Register The format for the control register is given in Figure. Bit 0 of this register might be one before data may be output  and  bit  two  might be  one

given a sentence, find the number of times a particular character or word appear. the sentence is to be entered by the user

Problems: 1. Write a single program. Each of the problems (2-4) should be written within a procedure. Your “main” procedure should call each procedure. Before calling each proc

need some project ideas

Cache components The cache sub-system may be divided into 3 functional blocks: Tag RAM, SRAM and theCache Controller. In real designs, these blocks can be implemented  by multi

Assume that the registers are initialized to EAX=12345h,EBX =9528h ECX=1275h,EDX=3001h sub AH,AH sub DH,DH mov DL,AL mov CL,3 shl DX,CL shl AX,1 add DX,AX

write shell to calculate basic salary from given .

MLIL: Unsigned Multiplication Byte or Word: This instruction multiplies an unsigned byte or word by the contents of the AL. The unsigned byte or word can be in any one of the gene

XOR: Logical Exclusive OR: The XOR operation is again carried out in a similar way to the AND and OR operation. The constraint over operands are also similar. The XOR operation pr

8237 modes : Intel 8237 can be set to four different type of style of transfer: 1) Single - One transfer at a time,  it allow processor access to the bus between transfers