Queue operation-microprocessor, Assembly Language

Queue Operation :

326_queue operation.jpg

 

RQ/CT0, RQ/G1-Request/Grant:  These pins are utilized by other local bus masters, in themaximum mode, to force the processor to release the local bus at the end of the processor's current bus cycle. Each of the pins is bi- directional with RQ/GT () having greater priority than RQ/GT1.  RQ/GT pins have pull up internally resistors and can be left unconnected. The request& grant sequence is described below.

1) A pulse1 clock wide from another bus master requests the bus access to 8086.

2) During 74 (current)  or T, (next) clock cycle, a pulse 1 clock wide from 8086 to the requesting master,  show  that the 8086  has allowed  the local  bus  to float  and that it will enter  the "hold acknowledge" state at next clock cycle. The CPU's bus interface unit is probable to be disconnected from the local bus of the system.

 3) A 1 clock wide pulse from the master indicates to 8086 that the 'hold' request is just going to end and the 8086 can regain control of the local bus at the next clock cycle.

Thus each master to master exchange of the local bus is a sequence of 3 pulses. There might be at least 1 dead clock cycle after each bus exchange. The request &grant pulses are active low. Those are received for the bus requests when 8086 is performing I/O cycle or memory, the granting of the bus is ruled by the rules as discussed in case of, HLDA andHOLD in minimum mode.

Yet now, we have described the architecture and pin configuration of 8086. Next, we will study some operational features of 8086 based systems.

 

 

Posted Date: 10/10/2012 2:22:12 AM | Location : United States







Related Discussions:- Queue operation-microprocessor, Assignment Help, Ask Question on Queue operation-microprocessor, Get Answer, Expert's Help, Queue operation-microprocessor Discussions

Write discussion on Queue operation-microprocessor
Your posts are moderated
Related Questions
Explain the architecture of the file transfer protocol ftp in terms of clients, servers, sockets

Cache Memory Caching is a technology based on the memory subsystem of any computer. The majoraim of a cache is to accelerate the computer while keeping the cost of the computer

DAA: Decimal Adjust Accumulator:- This instruction is utilized to convert the result of the addition operation of 2 packed BCD numbers to a valid BCD number. The conclusion has to

SHORT  : The  SHORT operator denoted to the assembler that only one byte is needed to code the displacement for a jump (for example displacement is within -128 to +127 bytes fr

Instruction set of 8086 : The 8086/8088 instructions are categorized into the following major types. This section describes the function of each of the instructions with approp

OR: Logical OR: The OR instruction carries out the OR operation in the similar way as described in case of the AND operation. The restriction on source and destination operands ar

XOR: Logical Exclusive OR: The XOR operation is again carried out in a similar way to the AND and OR operation. The constraint over operands are also similar. The XOR operation pr

IInd Generation Microprocessor : The second generation microprocessor by using n MOS technology seemed in the market in 1973.   The Intel  8080, of nMOS  technology

Format of Control Register The format for the control register is given in Figure. Bit 0 of this register might be one before data may be output  and  bit  two  might be  one

Type of Microprocessor : Microprocessors fall into 3 categories: Single Chip Microcomputers: - Contains RWM, ROM, microprocessor, I/O port, timer and clock. General pu