Power pc-microprocessor, Assembly Language

Power Pc :

A Power PC is a microprocessor designed to meet a standard, which was combining designed by Motorola, Apple and IBM. The PowerPC standard specifies a common instruction set architecture (ISA), allowing anybody to fabricate PowerPC processors and design, which will run the similar code. The PowerPC architecture is based on the IBM POWER architecture used in IBM's RS/6000 workstations. Currently Motorola and IBM are working on PowerPC chips.

The PowerPC architecture specifies 64 bit and32 bit both data paths. Early implementations will be 32 bit; future higher performance implementation will be 64 bit. A PowerPC has 32 general purpose (integer) registers (32- or 64 bit) and 32 floating point (IEEE standard 64 bit) registers.

 

 

Posted Date: 10/10/2012 12:41:45 AM | Location : United States







Related Discussions:- Power pc-microprocessor, Assignment Help, Ask Question on Power pc-microprocessor, Get Answer, Expert's Help, Power pc-microprocessor Discussions

Write discussion on Power pc-microprocessor
Your posts are moderated
Related Questions
Memory Address Decoding Binary Decoders - Decoders have 2n-inputs and n outputs, each input combination results in a single output line contain a 1, and all other lines contain

how to write the alp for matrix addition in microprocessor 8086?

IRET : Return from ISR:- When an interrupt service routine is called, before transferring control to it, the IP, CS  register and flag registers are stored in the stack to ment

Computes the integral square root: Problem: Square Root:   For this problem you will write a short assembly program that computes the integral square root of an input numb

I need to generate a random number bby using 8086 assembly language

PC Bus and Interrupt System The PC Bus utilized a bus controller, address latches, and data transceivers (bidirectional data buffers). 1) Bus controller : ( Intel 8288 Bus

ASSUME: Assume Logical Segment Name:- The ASSUME directive which is used to inform the assembler, the specified names of the logical segments to be consider for different segme

1. Write a program that calculates the Fibonacci series: 1, 1, 2, 3, 5, 8, 13, ….. (Except for the first two numbers in the sequence, each number is the sum of the preceding two n

Read Architecture : Look Aside Cache In "look aside" cache architecture the main memory is located conflictingthe system interface. Both the cache main memory sees a bus cycle

Why is the capability to relocate processes desirable?