Power pc-microprocessor, Assembly Language

Power Pc :

A Power PC is a microprocessor designed to meet a standard, which was combining designed by Motorola, Apple and IBM. The PowerPC standard specifies a common instruction set architecture (ISA), allowing anybody to fabricate PowerPC processors and design, which will run the similar code. The PowerPC architecture is based on the IBM POWER architecture used in IBM's RS/6000 workstations. Currently Motorola and IBM are working on PowerPC chips.

The PowerPC architecture specifies 64 bit and32 bit both data paths. Early implementations will be 32 bit; future higher performance implementation will be 64 bit. A PowerPC has 32 general purpose (integer) registers (32- or 64 bit) and 32 floating point (IEEE standard 64 bit) registers.

 

 

Posted Date: 10/10/2012 12:41:45 AM | Location : United States







Related Discussions:- Power pc-microprocessor, Assignment Help, Ask Question on Power pc-microprocessor, Get Answer, Expert's Help, Power pc-microprocessor Discussions

Write discussion on Power pc-microprocessor
Your posts are moderated
Related Questions
RCR: Rotate Right through Carry:- This instruction rotates the contents  bit-wise of the destination operand right by the specified count through carry flag (CF). For each operati

Explain the basic method for implementing paging

The modes are determined by the contents of the control register, whose format is given in Figure These modes are: Mode 0: If a group is in mode 0, it is divided into 2 sets.

Fourth  Generation Microprocessor : The single chip 32-bit microprocessor was introduced in 1981 by Intel as iAPX 432. The other 4th generation  microprocessors  were;  Hewlett

PC Bus and Interrupt System The PC Bus utilized a bus controller, address latches, and data transceivers (bidirectional data buffers). 1) Bus controller : ( Intel 8288 Bus

NASM assembly language program: Consider a sequence of 19 strictly positive decimal digits, most likely stored in an array. There are obviously duplicates, and the sequence is un

AND: Logical AND: This instruction bit by bit ANDs the source operand that might be an immediate, or a memory location or register to the destination operand that might be a memor

from pin description it seems that 8086 has 16 address/data lines i.e.AD0_AD15.The physical address is however is larger than 2^16.How this condition can be handled

I want to do a program as a game by using the Microcontroller 8051 with the assembly language, by using 4*4 keypad and its matrix display. I have to use the keypad for playing the

Read Architecture : Look Aside Cache In "look aside" cache architecture the main memory is located conflictingthe system interface. Both the cache main memory sees a bus cycle