Performance of pipelines with stalls, Computer Engineering

Performance of Pipelines with Stalls:

A stall is reason of the pipeline performance to degrade the ideal performance.

                                            Average instruction time un pipelined

Speedup from pipelining   =   ----------------------------------------

                                             Average instruction time pipelined

 

                                                    CPI un pipelined * Clock Cycle Time unpipelined

                                                = -------------------------------------

                                                     CPI pipelined * Clock Cycle Time pipelined

The ideal CPI on a pipelined machine is approximately always 1. Therefore, the pipelined CPI is CP I pipelined = Ideal CPI + Pipeline stall clock cycles per instruction

                            = 1 + Pipeline stall clock cycles per instruction

If we avoid the cycle time overhead of pipelining and suppose the stages are all perfectly balanced, then the cycle time of the 2 machines are equal and

 

                  CPI un pipelined

Speedup = ----------------------------

                  1+ Pipeline stall cycles per instruction

 

If all of the instructions take the similar number of cycles, which ought to be equal the number of pipeline stages (the depth of the pipeline) then un pipelined CPI is equivalent to the depth of the pipeline, leading to

 

                   Pipeline depth

Speedup = --------------------------

                  1 + Pipeline stall cycles per instruction

 

If there are no pipeline stalls, it leads to the intuitive result that pipelining can developed performance by the depth of pipeline.

 

Posted Date: 10/13/2012 4:33:31 AM | Location : United States







Related Discussions:- Performance of pipelines with stalls, Assignment Help, Ask Question on Performance of pipelines with stalls, Get Answer, Expert's Help, Performance of pipelines with stalls Discussions

Write discussion on Performance of pipelines with stalls
Your posts are moderated
Related Questions
Define a structure. A structure having an ordered group of data objects. Unlike the elements of an array, the data objects within a structure can have varied data types. Every

In order to calculate the performance of the program, the normal form of analysis of the program is to simply measure the total amount of CPU time needed to implement the various p

Differentiate between static and dynamic memory? The static RAM is simpler to use and has shorter read and write cycles. One of the main applications of static RAM is in execut

Difference between an interpreted language and a compiled language? Ans) A compiled language is written and then run by a compiler which checks its syntax and compresses it int

Explain with the help of examples FIFO algorithms? FIFO policy: This policy easy removes pages in the order they arrived into the main memory. By using this policy we easily

Q. Describe about Micro-controllers? Micro-controllers: These are a specialized device controlling computer which comprises every function of computers on a single chip. Chip

The Variant data type has a numeric storage size of 16 bytes and can have data up to the range of a Decimal, or a character storage size of 22 bytes (plus string length),and can ke

Question : a) Hard disk is an important component of a computer. What type of memory is it? b) With the help of a diagram describe its features. c) Explain its working pr

I''m seeking a challenging professional working position in the field of Information Technology,where I’ll be given the chance to enhance & expand the skills & experience

en a five station token bus LAN with station addresses of 3000, 500, 100, 70, and 50. Stations with addresses of 5000, 4000, 400, 90, and 60 are waiting to enter the ring. Assume a