Performance of caches - computer architecture, Computer Engineering

Performance of caches:

      Amdahl's Law regarding overall speed up:

 

354_Performance of caches1.png

 

             Alternatively, CPU stall can be considered:                                                                  

CPU execution time =( CPU clock cycle + Memory stall cycle)*clock cycle

The number of memory stall cycle depends:

Memory stall cycle=IC * Memory reference per instruction *Miss rate *Miss penalty

Table: Direct mapped cache,32-byte block ,SPEC92,DEC station 5000

 

1340_Performance of caches.png

 

Posted Date: 10/13/2012 5:17:46 AM | Location : United States







Related Discussions:- Performance of caches - computer architecture, Assignment Help, Ask Question on Performance of caches - computer architecture, Get Answer, Expert's Help, Performance of caches - computer architecture Discussions

Write discussion on Performance of caches - computer architecture
Your posts are moderated
Related Questions
Write the truth table for a clocked J-K flip-flop that is triggered by the positive-going edge of the clock signal. Explain the operation of this flip-flop for the following condit

What is the main function of the memory-management unit? The runtime mapping from virtual to physical addresses is done by a hardware device known as a memory management unit

A Scanner is a device which allows you to capture photographs or drawings or text from tangible sources (paper or slides etc.) in electronic form. Scanners work by detecting differ

Assessing Heuristic Searches: Given a particular problem you want to build an agent to solve, so there may be more than one way of justifying it as a search problem, more than

Orbix is a CORBA ORB (Object Resource Broker) - a commercial software product which helps programmers builds distributed applications. Orbix is an execution of the OMG's (Object Ma

reate a directory "Unix" under your home directory. Command(s): ………………………………………….

Explain pointers We can have a pointer pointing to a structure just the same way a pointer pointing to an int, such pointers are called as structure pointers

What are the primary models of Supply Chain Management? Two Primary models of Supply Chain Management are illustrated below: a. Porter’s Value Chain Model and b. Supply

How many bits are required at the input of a ladder D/A converter, if it is required to give a resolution of 5mV and if the full scale output is +5V. Find the %age resolution.

Design a 4 to 1 Multiplexer by using the three variable function given by F(A, B, C) = ∑ m(1,3,5,6) Ans. The given function F(A,B,C) = ∑ m(1,3,5,6) can be implemented along wit