Performance of caches - computer architecture, Computer Engineering

Performance of caches:

      Amdahl's Law regarding overall speed up:

 

354_Performance of caches1.png

 

             Alternatively, CPU stall can be considered:                                                                  

CPU execution time =( CPU clock cycle + Memory stall cycle)*clock cycle

The number of memory stall cycle depends:

Memory stall cycle=IC * Memory reference per instruction *Miss rate *Miss penalty

Table: Direct mapped cache,32-byte block ,SPEC92,DEC station 5000

 

1340_Performance of caches.png

 

Posted Date: 10/13/2012 5:17:46 AM | Location : United States







Related Discussions:- Performance of caches - computer architecture, Assignment Help, Ask Question on Performance of caches - computer architecture, Get Answer, Expert's Help, Performance of caches - computer architecture Discussions

Write discussion on Performance of caches - computer architecture
Your posts are moderated
Related Questions
Write a function that will get a variable number of input arguments: the length and width of a rectangle, and possibly also the height of a box that has this rectangle as its base.

What is interpreter? An  interpreter is a program that appears to execute a source program as if it were machine language.

Need of CISC CPU -  computer architecture: Why is Intel spending money and time to manufacture the Pentium II and the Pentium III? The answer of this question is simple, ba

The preorder traversal sequence of a binary search tree is 30, 20, 10, 15, 25, 23, 39, 35, 42. Which one of the following is the postorder traversal sequence of the same tree?

Give the format of ICMP header and explain meaning of each field. The format of ICMP header is given below: Internetwork Control Message Protocol (ICMP) ICMP H

Q. Explain Cache Organisation? Cache memories are found in nearly all latest computers.  They are very helpful for increasing speed of access of information from memory.  Let's


Define Overflow.  An overflow is a problem in digital computer due to the width of registers is finite. A result that contains n+ 1 bit cannot be accommodated in a register wit

Explain Process Control Block Process Control Block (PCB): Information related with every process is stored in Process control Block. a) Process state b) Program counter c

Explain the Advantages of High Level Languages? The major advantage of high-level languages over low-level languages is that they are easier to write, read, and maintain. Ultim