Performance and issues in pipelining-efficiency, Computer Engineering

Performance and Issues in Pipelining

Efficiency: The efficiency of a pipeline can be calculated as the ratio of busy time span to the entire time span including the idle time. Let assume  c be the clock period of the pipeline, the efficiency E can be denoted as:

                                             E = (n. m. c) / m.[m.c + (n-1).c] = n / (m + (n-1)

As n-> ∞   , E becomes 1.

 

 

Posted Date: 3/4/2013 4:23:56 AM | Location : United States







Related Discussions:- Performance and issues in pipelining-efficiency, Assignment Help, Ask Question on Performance and issues in pipelining-efficiency, Get Answer, Expert's Help, Performance and issues in pipelining-efficiency Discussions

Write discussion on Performance and issues in pipelining-efficiency
Your posts are moderated
Related Questions
aggregation in dbms?

What is the necessity of Interfacing in digital ICs and what are the points to be kept in view, while interfacing between TTL gate and CMOS gate? Ans: To realize the optimum

Illustrate the role of World Wide Web into the field of e-commerce. In the 1990 year, the advent of the World Wide Web upon the Internet represented a turning point into e-com

Design a mod-12 Synchronous up counter. Ans. Design of a mod 12 synchronous counter by using D-flipflops. I state table Present state                                   Next

Fail-first - artificial intelligence: Alternatively one such dynamic ordering procedure is known like "fail-first forward checking". In fact the idea is to take advantage of i

Q. What is System Prompt? On loading (or Switching to) DOS, the screen displays C :\>, C>, A :\> or a similar message. The message displayed by DOS is called DOS Prompt or Sys

Q. Instruction Queue in Bus Interface Unit? Instruction queue is employed to store the instruction ‘bytes' fetched. Please conceren two points here: that it's (1) A Byte (2) Qu

Before getting into the design the designer should go by the SRS prepared by the System Analyst. The main tasks of design are Architectural Design & Detailed Design. In Arch

Every input line of combinational circuit represents a specific element of the string let's say xi and every output line results in the form of a sorted list. In order to get the a

Forward checking: Whether to add some sophistication to the search method there constraint solvers use a technique called as forward checking. So here the general idea is to w