Peak inverse voltage - thyristor, Electrical Engineering

Peak inverse Voltage 

Peak  inverse voltage is   important parameter in the design of rectifier circuit. PIV is the maximum  voltage that appears across the device  during its blocking state. Hence it is applied to the SCR in the reverse direction. It is the amount  of voltage  the SCR can withstand in the reverse direction without  having  current  flow.

Gate  trigger current: The  maximum  value  of gate  current  required to switch  the device from  the off state  to the  on  state under  specified conditions. The  designer should consider  the maximum  gate trigger current  as the minimum trigger current  value  that must  be applied  t the device in  order  to assure its proper triggering.

Posted Date: 4/2/2013 8:03:47 AM | Location : United States







Related Discussions:- Peak inverse voltage - thyristor, Assignment Help, Ask Question on Peak inverse voltage - thyristor, Get Answer, Expert's Help, Peak inverse voltage - thyristor Discussions

Write discussion on Peak inverse voltage - thyristor
Your posts are moderated
Related Questions
Q. A practical current source is represented by an ideal current source of 200 mA along with a shunt internal source resistance of 12 k. Determine the percentage drop in load curr

Q A residence is supplied with a voltage v(t) = 110√2cos120πt Vand a current i(t) = 10√2cos120πt A. If an electricmeter is used tomeasure the average power, find the meter reading,

Q. What is Own-exchange routing? Distributed routing or own-exchange routing enables alternative routes to be chosen at intermediate nodes. Hence the strategy is capable of res

Personal  safety Power supplies can be very dangerous. This is specifically true of high voltage circuits, but anything over 12 V must be treated as lethal potentially. A po

The circuit shown below is a prototype 4 th - order low-pass filter which is required to meet the specification given. However the specification is not met due to inadequate atten

Hai.. i have been given a open loop transfer function to draw a bode plot with a particular K value and they asked me to find the value of K for which the phase margin becomes 45d

With respect to serial communication define the asynchronous communication. Asynchronous implies "no synchronization", and therefore does not require sending and receiving idl

Q. Data transmission in Bus Topology ? Bus Topology:This topology shares a single path or link way among all users. This common single path way is called bus. In this topology,

Complier-High Level language It also  translates the  whole  high  level  program  into object  program if it does not  have any  syntax error. The disadvantage of the  in

Define Sampling Frequency? Since real analog signals consist of several frequencies, spectrum of the input signals should be limited to make sure that no signal energy exists a