Pc bus and interrupt system-microprocessor, Assembly Language

PC Bus and Interrupt System

The PC Bus utilized a bus controller, address latches, and data transceivers (bidirectional data buffers).

1) Bus controller :( Intel 8288 Bus Controller) coordinates activities on bus. It converts clock signal and CPU status into bus control signals. These control signals direct operations  of data transceivers, latches and the I/O bus

2) Address latches:  these are buffers for the address lines. They consider 2 reasons, fill the speed gap between the CPU and other devices; and permit the CPU pins to be utilized for other purposes.

3) Data transceivers:  it is bidirectional data buffers

Interrupt processing: interrupt processing follows the below steps:

  • When an external device requests for an interrupt then the CPU initiates a special sequence of bus cycles, that called Interrupt-acknowledge sequence
  • The external device known the interrupt-acknowledge sequence by decoding the bus control signals

 

Once the external device recognizes the acknowledge, then it places the interrupt vector number on the data bus (through interrupt controller, in the case of IBM PC)

After  the  CPU  receives  the  interrupt  vector,  it  start  the  standard  interrupt-initiation   sequence: forming the interrupt vector address; then  it is starting execution of the interrupt handler routine.

 

Posted Date: 10/10/2012 9:11:33 AM | Location : United States







Related Discussions:- Pc bus and interrupt system-microprocessor, Assignment Help, Ask Question on Pc bus and interrupt system-microprocessor, Get Answer, Expert's Help, Pc bus and interrupt system-microprocessor Discussions

Write discussion on Pc bus and interrupt system-microprocessor
Your posts are moderated
Related Questions
assempbly language routine that takes an array named A containing n bytes of postive numebrs and fills two arranys, array B containing n words and array C containing n long words

Software Interrupts Software interrupts are the result of an INT instruction in an executed program.  It may be assumed as a programmer triggered event that immediately stops e

XOR: Logical Exclusive OR: The XOR operation is again carried out in a similar way to the AND and OR operation. The constraint over operands are also similar. The XOR operation pr

Memory Address Decoding Binary Decoders - Decoders have 2n-inputs and n outputs, each input combination results in a single output line contain a 1, and all other lines contain

AAD: ASCII Adjust for Division though the names of these 2 instructions (AAM and AAD) seem to be same, there is many difference between their functions. The AAD instruction conver

The main objective of the assignment is to explore the knowledge regarding parallel ports of a computer system. You can read and write datato/from the parallel port using IN and OU

General Data Registers Given figure indicate the register organization of 8086. The registers DX, CX, BX and AX are the general purpose 16-bit registers. AX is behaved as 16-bi

Assembly Language: Inside the 8085, instructions are really stored like binary numbers, not a very good manner to look at them and very difficult to decipher. An assembler is

Physical Memory Mapped I/O and Port I/O : CPU controlled I/O comes in 2 ways. Simply the difference is whether we utilize the normal memory addresses for I/O, this is mention

Interrupt When the CPU detects an interrupt signal, it stops activity of current and jumps to a special routine, known an interrupt handler. This handler then detects why the i