Pc bus and interrupt system-microprocessor, Assembly Language

PC Bus and Interrupt System

The PC Bus utilized a bus controller, address latches, and data transceivers (bidirectional data buffers).

1) Bus controller :( Intel 8288 Bus Controller) coordinates activities on bus. It converts clock signal and CPU status into bus control signals. These control signals direct operations  of data transceivers, latches and the I/O bus

2) Address latches:  these are buffers for the address lines. They consider 2 reasons, fill the speed gap between the CPU and other devices; and permit the CPU pins to be utilized for other purposes.

3) Data transceivers:  it is bidirectional data buffers

Interrupt processing: interrupt processing follows the below steps:

  • When an external device requests for an interrupt then the CPU initiates a special sequence of bus cycles, that called Interrupt-acknowledge sequence
  • The external device known the interrupt-acknowledge sequence by decoding the bus control signals

 

Once the external device recognizes the acknowledge, then it places the interrupt vector number on the data bus (through interrupt controller, in the case of IBM PC)

After  the  CPU  receives  the  interrupt  vector,  it  start  the  standard  interrupt-initiation   sequence: forming the interrupt vector address; then  it is starting execution of the interrupt handler routine.

 

Posted Date: 10/10/2012 9:11:33 AM | Location : United States







Related Discussions:- Pc bus and interrupt system-microprocessor, Assignment Help, Ask Question on Pc bus and interrupt system-microprocessor, Get Answer, Expert's Help, Pc bus and interrupt system-microprocessor Discussions

Write discussion on Pc bus and interrupt system-microprocessor
Your posts are moderated
Related Questions
8086 Minimum mode System and Timing In a minimum mode 8086 system, the microprocessor 8086 is operated in minimum mode by strapping its MN/MX pin to logic 1.All the control si

Machine Coding the Programs So far we have describe five programs which were  written  for hand coding  by a programmer. In this, we will now have a deep look at how these prog

RISC Characteristics : The  concept  of  RISC  architecture  include  an  attempt  to  reduce  execution  time  by make  simple  the instruction set of the computer. The main c

Write a program to merge two sorted arrays to create a third sorted array containing all values from the two original arrays. Merge is a key component to the mergesort algorithm.

As an instance of the normal priority mode, imagine that initially AEOI is equal to 0 and all the ISR and IMR bits are clear. Also consider that, as shown in given figure, requests

The Pentium   The next member of the Intel family of microprocessors was the Pentium, introduced in the year 1993. With the Pentium, Intel broke its custom of numeric model name

RCR: Rotate Right through Carry:- This instruction rotates the contents  bit-wise of the destination operand right by the specified count through carry flag (CF). For each operati

implement the following c++ code in assembly language using the block-structured .IF and .while directives

give the explaination of timing diagram minimum mode memory write cycle

Write a nonrecursive version of the Factorial procedure (Section 8.3.2) that uses a loop. (A VideoNote for this exercise is posted on the Web site.) Write a short program that inte