Multithreaded architecture, Computer Engineering

Multithreaded Architecture: It is clear now that if we give many contexts to multiple threads, then processors with multiple contexts are known as multithreaded systems. These systems are executed in a manner same to multitasking systems. A multithreaded processor will suspend the current context and switch to another. In this way, the processor will be busy most of the time and latency problems will also be optimized. Multithreaded architecture depends on the context switching time between the threads.

The switching time should be very small as compared to latency time.

The processor utilization or its efficiency can be calculated as: U = P / (P + I + S)

Where

P = useful processing time for which processor is busy

I = Idle time when processor is waiting

S = Context switch time used for changing the active thread on the processor.

The purpose of any parallel system is to keep U as high as possible. U will be high if I and S are negligible or very low. The thought of multithreading systems is to decrease I such that S is not increasing. If context-switching time is more when measure to idle time, then the purpose of multithreaded systems is lost.

Posted Date: 3/4/2013 5:52:57 AM | Location : United States







Related Discussions:- Multithreaded architecture, Assignment Help, Ask Question on Multithreaded architecture, Get Answer, Expert's Help, Multithreaded architecture Discussions

Write discussion on Multithreaded architecture
Your posts are moderated
Related Questions
Describe the Hardwired control method for generating the control signals Hard-wired control can be explained as sequential logic circuit that generates particular sequences of

Q. Major problems associated in writing with cache memories? The data in main and cache memory can be written by processors or I/O devices. The major problems associated in wri

You have two counters counting up to 16, built through negedge DFF, First circuit is synchronous and second is "ripple" as cascading, which circuit has a less propagation delay? Wh

Magnify a triangle with vertices A = (0,0), B = (3,3) and C = (6,4) to twice its size in such a way that A remains in its original position.

a) Prototype a macro known AP which takes 4 integer parameters n (number of terms), a (first term), l (last term) and Sum (sum of n terms), provided that: Sum = (a+l)*n/2 b)

Identify at least eight milestones for this project. Write a one-page paper describing each milestone using the SMART criteria?

What is a pipeline hazard? Any condition that causes the pipeline to stall is known as hazard. They are also known as stalls or bubbles.

Q. What is Master Clock Signal in Control Unit? The Master Clock Signal: This signal causes micro-operations to be executed in a square. In a single clock cycle either a single

In a pure combinational circuit is it necessary to mention all the inputs in sensitivity disk? if yes, why? Yes in a pure combinational circuit is it essential to mention all

What is an expression tree? How an expression is evaluated using an expression tree? Algebraic expressions is as given here a/b+(c-d)e That has an inherent tree-like structure