Mips - computer architecture, Computer Engineering

MIPS - computer architecture:

The MIPS ISA, so far

3 instruction formats

Fixed 32-bit instruction

3-operand, load-store architecture

32 general-purpose register (floating point, integer)

  R0 always equal 0

Register are 32 -bits wide (word)

2-speacial purpose register LO & HI, because division and multiply generate more then 32-bits

Register instant and base+ displacement addressing mode.

473_MIPS - computer architecture.png

Posted Date: 10/13/2012 3:35:46 AM | Location : United States







Related Discussions:- Mips - computer architecture, Assignment Help, Ask Question on Mips - computer architecture, Get Answer, Expert's Help, Mips - computer architecture Discussions

Write discussion on Mips - computer architecture
Your posts are moderated
Related Questions
Write the factors considered in designing an I/O subsystem? 1.  Data Location: Device selection, address of data within device ( track, sector etc) 2.  Data transfer: Amount

Explain about Physical model The Physical model describes concrete software and hardware components of system's context or implementation.

Write in brief about UNIX process structure.

Q. What is Gate? Explain Basic gates with truth table and necessary circuits. Q. Which gates are called Universal Gates? Why? Q. Give the Dual of the rule 17. Q. Realize

Q. Perform on occurrence of an interrupt? Determining these requirements let's work out steps that CPU should perform on occurrence of an interrupt. The CPU should find

Introduction to object oriented Analysis & design: tools In case of OOAD, Unified Modelling Language (UML) is a well accepted language. It is used for constructing, visualizin

Rational ClearQuest is a change-request management tool that tracks and handles defects and change requests all through the development process. With ClearQuest, you can manage eac

Example of Unification: Let now here, assume instead that we had these two sentences as:  knows(john,X) → hates(john, X)  knows(jack, mary)  Thus here the predicate n

Let's design a synchronous BCD counter. A BCD counter follows a sequence of ten states and returns to 0 after count of 9. These counters are also known as decade counters. This typ

What is the basic requirement for establishing VLANs?