Mips - computer architecture, Computer Engineering

MIPS - computer architecture:

The MIPS ISA, so far

3 instruction formats

Fixed 32-bit instruction

3-operand, load-store architecture

32 general-purpose register (floating point, integer)

  R0 always equal 0

Register are 32 -bits wide (word)

2-speacial purpose register LO & HI, because division and multiply generate more then 32-bits

Register instant and base+ displacement addressing mode.

473_MIPS - computer architecture.png

Posted Date: 10/13/2012 3:35:46 AM | Location : United States







Related Discussions:- Mips - computer architecture, Assignment Help, Ask Question on Mips - computer architecture, Get Answer, Expert's Help, Mips - computer architecture Discussions

Write discussion on Mips - computer architecture
Your posts are moderated
Related Questions
Instruction Level It refers to the condition where different instructions of a program are implemented by different processing elements. Most processors have numerous execution

How do you populate data into a multiple line field? To populate data into a multiple line field, an index is added to the field name to show which line is to be populated by t

No XML does not replace HTML. Instead, it gives an alternative which permits you to explain your own set of markup elements. HTML is expected to stay in common use for some time to

Q. Example on PUBLIC DIVISOR? Linker appends all segments having the same name and PUBLIC directive with segment name into one segment. Their contents are pulled together in co

The transport protocol used by TFTP (Trivial File Transfer Protocol) is? The transport protocol used through Trivial File Transfer Protocol is UDP.

Which of following can not be accessed randomly DRAM, SRAM, ROM or Magnetic tape ? Ans. Magnetic tape cannot be accessed randomly; it can only be accessed sequentially.

Explain Recursive Descent Parsing It is a top down parsing with no backtracking. This parsing method uses a set of recursive processes to perform parsing. Most important advant

Directed-Test Methodology Building a directed verification environment with a comprehensive set of directed tests is very time-consuming and difficult. As directed tests only c

Vector Processing with Pipelining Because in vector processing vector instructions execute the similar computation on various data operands repeatedly, vector processing is the

Subscript refers to the array of occurrence, whereas Index shown an occurrence of a table element. An index can only modified using perform, search & set. Require to have an index