Minimized circuit not -or and gate, Electrical Engineering

1.  Given S(D1) = !Q1 X + !Q1 Q0 + Q1 !Q0 !X

                                                       and

      S(D0) = !Q1 !Q0 !X + Q0 X + Q1 !Q0 !X      

A.  DRAW A MINIMIZED CIRCUIT USING ONLY NOT, OR, and AND GATES (2 input gates)

B.  WRITE THE WIRE LIST

 

Posted Date: 3/26/2013 1:58:04 AM | Location : United States







Related Discussions:- Minimized circuit not -or and gate, Assignment Help, Ask Question on Minimized circuit not -or and gate, Get Answer, Expert's Help, Minimized circuit not -or and gate Discussions

Write discussion on Minimized circuit not -or and gate
Your posts are moderated
Related Questions
explain a basic measurement system

Let the modulating signal m(t) be a sinusoid of the form m(t) = cos 2πf m t, f m c , and let the carrier signal be cos(2πf c t + φc). (a) Determine the conventional AM signal,

For zero flag  CZ ( Call  on Zero )  CNZ ( Call on no zero ) Instructions CZ call the  subroutine  from the  specified  memory location if zero flag is set  (Z=1). The i

Transistor as a switch: Transistors are generally employed as electronic switches, for both of the high power applications including switched-mode power supplies and low power

By a simple time multiplexing of natural samples over a single line, a large radar site transmits 85 analog signals, each with 200-Hz bandwidth. If the sampling is done at twice th

Q. A tank is filled with water to a height of 12.5cm.The apparent depth of a needle lying at the bottom of the tank is measured by a microscope to be 9.4cm.What is the refractive i

Q. Do as directed. a) Hexadecimal addition: 101 + ABC b) (43.25) 10-(89.75) 10 using 1's Complement c) Octal Subtraction 123-777 d) (123)6 + (435)6 = ( ? )6 e) ABC



How clock signal is generated in 8086?what is the maximum internal clock frequency of 8086? Clock input 33% square wave from external clock generator .the external clock genera