Minimized circuit not -or and gate, Electrical Engineering

1.  Given S(D1) = !Q1 X + !Q1 Q0 + Q1 !Q0 !X

                                                       and

      S(D0) = !Q1 !Q0 !X + Q0 X + Q1 !Q0 !X      

A.  DRAW A MINIMIZED CIRCUIT USING ONLY NOT, OR, and AND GATES (2 input gates)

B.  WRITE THE WIRE LIST

 

Posted Date: 3/26/2013 1:58:04 AM | Location : United States







Related Discussions:- Minimized circuit not -or and gate, Assignment Help, Ask Question on Minimized circuit not -or and gate, Get Answer, Expert's Help, Minimized circuit not -or and gate Discussions

Write discussion on Minimized circuit not -or and gate
Your posts are moderated
Related Questions
Q. Explain working of Public Switched Telephone Network? Public Switched Telephone Network (PSTN) accommodates two kinds of subscribers: private andpublic. Subscribers to priv

Advantages of High  level  Languages a.It is  easy  to learn  write and debug  the program  written in high  level  languages. b.Programs are more  legible as compared to m

High Level Language ( third Generation Language ) The difficulties of low  level  languages are overcome  by high  level languages. In  assembly  language  mnemonics  were used

If a compressor in a system can change a message crest factor from 3.2 to 2, while maintaining its peak amplitude constant, find the decibels of improvement in signal-to-noise rati

With respect to serial communication define the asynchronous communication. Asynchronous implies "no synchronization", and therefore does not require sending and receiving idl

Can I get some ideas for power system stability simulation using Matlab?

Holding current The holding  current is  the value  of on state  current  required  to maintain  conduction once the  device  the device has  fully timed  on and  the  gate

Program counter holds the address of also the first byte of the next instruction to be fetched for implementation or the address of the next byte of a multi byte instruction, which

Q. Data transmission in Bus Topology ? Bus Topology:This topology shares a single path or link way among all users. This common single path way is called bus. In this topology,

Addition of trivalent impurity to a semiconductor creates many (A) Holes. (B) Free electrons. (C) Valance electrons. (D) Bound electrons. Ans: Addition o