Merits and demerits of voltage divider bias, Electrical Engineering

Merits and Demerits of Voltage divider bias:

Merits:

1. Not like the above circuits, only one dc supply is essential.

2. Operating point is approximately independent of β variation.

3. Operating point stabilized against shift in temperature.

Demerits:

In this circuit, to keep IC independent of β the following condition must be met:

2003_Merits and Demerits of Voltage divider bias.png

That is approximately the case if

(β + 1) RE >> R1 || R2

In which R1 || R2 represents the equivalent resistance of R1 and R2 connected in parallel.

As β-value is set for a given transistor, this relation can be fulfilled either by keeping RE fairly large, or making R1||R2 extremely low.

If RE is of large value, high VCC is essential. This get increases cost as well as precautions essential while handling.

Either R1 is low, or R2 is low, or both are low if R1 || R2 is low. A low R1 raises VB closer to VC, get reducing the available swing in collector voltage, and limiting how large RC can be made with no driving the transistor out of active mode. A low R2 lowers Vbe, reducing the permitted collector current. Lowering both of the resistor values draws much more current from the power supply and lowers the input resistance of the amplifier as observed from the base.

Posted Date: 1/10/2013 7:26:05 AM | Location : United States







Related Discussions:- Merits and demerits of voltage divider bias, Assignment Help, Ask Question on Merits and demerits of voltage divider bias, Get Answer, Expert's Help, Merits and demerits of voltage divider bias Discussions

Write discussion on Merits and demerits of voltage divider bias
Your posts are moderated
Related Questions
Q. Comment brie?y on the following: (a) Why are waveguides not used at low frequencies? (b) Why are open-wire lines not generally used as guiding structures at very high freq

Positive  Edge Triggered D Flip Flop In this type  of D flip Flop  ( 7475)  shown in figure  the output changes with  positive  edge  of the CLK when CLK  changes  from 0 to 1

Compute the total capacitance with parallel connection: Three capacitors C 1 , C 2 and C 3 contain capacitance 20 μf, 15 μf, 30 μf, respectively. compute: 1. Charge on ea


Q. What do you mean by Transconductance? The  control that the gate voltage has over the drain current is measured by transconductance and is similar to the transconductance of

Give an industrial look at modern CAM/CAD. Define explicit, implicit and parametric representations. What are the basic advantages of parametric representations over the impli

Compare CALL and PUSH instructions CALL PUSH When CALL is implemented the microprocessor automatically stores the 16-bit address of the instruction next to CALL on the sta

Q. What are the conditions required to be fulfilled to sustain the oscillations? The conditions required to be fulfilled to sustain the oscillations are: 1. The loop gain mu

Q. With a neat circuit diagram explain the working of a Hartley oscillator using an npn transistor and obtain the expression for oscillation frequency and for minimum gain for sust

PIVOT PIN MOVEMENT