Logic gate - nand gate, Other Engineering

NAND Gate;

When constructing a NAND gate using transistors as the switching devices, the output often represents the 'inversion' of the "AND" gate. Figure 4 shows an example of a 2 input digital gate consisting of two NPN transistors, TR1 and TR2, which are assumed to be perfect switches. In a positive logic system, when input A and input B are both at the 0 state (0v), both transistors are biased OFF and the output will adopt the 1 state (+ 5v). If input A only is now given the 1 state, transistor TR1 is biased ON but no collector current can flow as TR2 is still OFF. Similarly, if input B only is given the 1 state then transistor TR2 is biased ON but again no current can flow as TR1 is OFF. Only when both input A and input B are at the 1 state together, with both transistors ON, will current be allowed to flow taking the output to the 0 state.

33_nand gate.png

Posted Date: 9/13/2012 9:05:11 AM | Location : United States







Related Discussions:- Logic gate - nand gate, Assignment Help, Ask Question on Logic gate - nand gate, Get Answer, Expert's Help, Logic gate - nand gate Discussions

Write discussion on Logic gate - nand gate
Your posts are moderated
Related Questions

tubular joint root fatigue criteria and creteria about tubular joint fatigue for inersid weld toe welded from both side


The following is the capital structure of X ltd on 31st Dec2003

1 Scott Investors, Inc., is considering the purchase of a $447,000 computer with an economic life of five years. The computer will be fully depreciated over five years using the st

easy defination of zener diode nd its application and characteristics ?


a hexagonal prism of 40mm side length of base and height 80mm is resting on HP on its base with two edges of base is parallel to horizontal plane. A square hall of equally inclined

When light of frequency greater than threshold frequency fall on a metal surface, electrons are emitted out from metal surface this effect is known as photoelectric effect. Laws

simplify using quine Mccluskey tabulation algorithm and find out the number of primes implicants f(a,b,c,d)=(2.3,4,5,13,15)+d(8,9,10,11) in logic design