Lift interface circuitry, Electrical Engineering

Draw the circuit diagram for  the  connections to the EPROM and  just one RAM device  as defined  in  the memory map in question  3. You must show all the connections required to operate the memory devices. Clearly identify which  ICs are used, label all pins on all parts and label the signals coming to the memory devices.

Draw a bus timing diagram showing the signals: E clock, address lines, data lines, latched address,  the chip select  for the RAM device and any other significant signals you have used in your circuit. Incorporate delays for decoders, latches and/or bus buffers that match your circuit design. DO NOT use copied or scanned diagrams from study materials. Draw your own timing diagrams.

Calculate the maximum read memory access time available for  the RAM device drawn for question 4, using the timing delay values provided on page 420 in the MC68HC912D60A.pdf technical data manual  and  timing  values  for 74 series logic parts  given in Appendix D. Assume an 8MHz E clock. Show your working.

Identify if the bus timing will function correctly or not. If it will not operate correctly, explain why it does not and how you would modify the design to ensure correct operation.

Draw  a  circuit diagram  showing how you would connect  all the  lift  equipment described above to the built-in I/O ports of the HC12. Do not forget the floor number display. You should select appropriate ports and pins of the HC12 to match the signal types and best achieve the functionality required for  all  signals.  Label all pins on all parts and label the signals used in the circuit.

Remember that all signals into/out of the LCU must be interfaced through a connector, and must provide a 0 Volt  (GND) supply reference. Electrical connectors are  required so the signals from the devices can  connect  to the  printed  circuit board of the LCU.  Specific connector types do not need to be specified.  You may simply show each connector as a rectangle with numbered pins,  clearly showing signal names and a GND reference  as required.

Posted Date: 3/8/2013 4:38:43 AM | Location : United States







Related Discussions:- Lift interface circuitry, Assignment Help, Ask Question on Lift interface circuitry, Get Answer, Expert's Help, Lift interface circuitry Discussions

Write discussion on Lift interface circuitry
Your posts are moderated
Related Questions
Q. Examine the features of a typical PC motherboard? The purpose of this experiment is to examine the features of a typical PC motherboard, including: CPU and co-process


Q. An n-channel JFET is given to have V P = 3V and I DSS = 6 mA. (a) Find the smallest value of v DS when v GS =-2 V if the operation is to be in the active region. (b) D


3) The impedance for a 120 km, 230-kV line is given as j 0.9 ohm/km and j 0.6 ohm/km for self and mutual terms respectively; resistance is neglected. The mho characteristic for the

Diagram and explanation of cro

Q. What do you mean by Sign Bit? The sign bit is like simple as it gets 0 denotes a positive number and 1 denote a negative number and flipping the value of this bit flips the

The no-load and blocked-rotor tests on a three phase, wye-connected induction motor yield the following results: • No-load test: line-to-line voltage 400 V, input power 1770 W,

A conical tank is shown in Figure. The tank is filled with water.  Using MATLAB, determine: a.   the volume of water in the tank b.   the weight of the water in the tank.

Q. A two-pole, three-phase synchronous generator has a balanced three-phase winding with 15 turns per phase. If the three-phase currents are given by i a = 100 cos 377t, i b =