Lift interface circuitry, Electrical Engineering

Draw the circuit diagram for  the  connections to the EPROM and  just one RAM device  as defined  in  the memory map in question  3. You must show all the connections required to operate the memory devices. Clearly identify which  ICs are used, label all pins on all parts and label the signals coming to the memory devices.

Draw a bus timing diagram showing the signals: E clock, address lines, data lines, latched address,  the chip select  for the RAM device and any other significant signals you have used in your circuit. Incorporate delays for decoders, latches and/or bus buffers that match your circuit design. DO NOT use copied or scanned diagrams from study materials. Draw your own timing diagrams.

Calculate the maximum read memory access time available for  the RAM device drawn for question 4, using the timing delay values provided on page 420 in the MC68HC912D60A.pdf technical data manual  and  timing  values  for 74 series logic parts  given in Appendix D. Assume an 8MHz E clock. Show your working.

Identify if the bus timing will function correctly or not. If it will not operate correctly, explain why it does not and how you would modify the design to ensure correct operation.

Draw  a  circuit diagram  showing how you would connect  all the  lift  equipment described above to the built-in I/O ports of the HC12. Do not forget the floor number display. You should select appropriate ports and pins of the HC12 to match the signal types and best achieve the functionality required for  all  signals.  Label all pins on all parts and label the signals used in the circuit.

Remember that all signals into/out of the LCU must be interfaced through a connector, and must provide a 0 Volt  (GND) supply reference. Electrical connectors are  required so the signals from the devices can  connect  to the  printed  circuit board of the LCU.  Specific connector types do not need to be specified.  You may simply show each connector as a rectangle with numbered pins,  clearly showing signal names and a GND reference  as required.

Posted Date: 3/8/2013 4:38:43 AM | Location : United States

Related Discussions:- Lift interface circuitry, Assignment Help, Ask Question on Lift interface circuitry, Get Answer, Expert's Help, Lift interface circuitry Discussions

Write discussion on Lift interface circuitry
Your posts are moderated
Related Questions
Zero Flag Since results  is non  zero in this  example zero  flag is reset.

Describe, using a flow diagram, the IC design process indicating the CAD tools that could be used at the various levels.

You are required to design and document  the hardware design  for a 68HC12D60 based Lift Control Unit (LCU). This design includes  the Input/Output hardware for interfacing with  l

Q. Show procedure of divide the decimal number by 2? For this procedure (method), divide the decimal number by 2, if the remainder is 0, on the side write down a 0. If the rema

Q. With a cross sectional view, explain the working of a depletion type MOSFET Draw a biasing amplifier circuit DEPLETION-TYPE MOSFET: Two types of FETs: JFETs and MOSFETs. MOS

A DT LTI system has the following impulse response: h(n)=[cos(pi/+delta(n)] u(n-3)u(n-2) (a) Find the system’s frequency response h(e^jw ). (b) Sketch the magnitude and phase respo

Q. Give the principle of biasing a FET amplifier. To correctly bias the FET, the gate needs to be negative with respect to the source. Bias is obtained in the following manner:

Q. JFET Common Source Amplifier? The common source configuration for a FET is similar to the common emitter bipolar transistor configuration, and is shown in figure. The common

Peak inverse Voltage   Peak  inverse voltage is   important parameter in the design of rectifier circuit. PIV is the maximum  voltage that appears across the device  during its

3-phase  120 0 Mode VSI In 1200 mode VSI each thyristor  conducts for 1200. At a  time only  thyristor  one form  upper  group  and another  form group will conduct.  Only th