Lift interface circuitry, Electrical Engineering

Draw the circuit diagram for  the  connections to the EPROM and  just one RAM device  as defined  in  the memory map in question  3. You must show all the connections required to operate the memory devices. Clearly identify which  ICs are used, label all pins on all parts and label the signals coming to the memory devices.

Draw a bus timing diagram showing the signals: E clock, address lines, data lines, latched address,  the chip select  for the RAM device and any other significant signals you have used in your circuit. Incorporate delays for decoders, latches and/or bus buffers that match your circuit design. DO NOT use copied or scanned diagrams from study materials. Draw your own timing diagrams.

Calculate the maximum read memory access time available for  the RAM device drawn for question 4, using the timing delay values provided on page 420 in the MC68HC912D60A.pdf technical data manual  and  timing  values  for 74 series logic parts  given in Appendix D. Assume an 8MHz E clock. Show your working.

Identify if the bus timing will function correctly or not. If it will not operate correctly, explain why it does not and how you would modify the design to ensure correct operation.

Draw  a  circuit diagram  showing how you would connect  all the  lift  equipment described above to the built-in I/O ports of the HC12. Do not forget the floor number display. You should select appropriate ports and pins of the HC12 to match the signal types and best achieve the functionality required for  all  signals.  Label all pins on all parts and label the signals used in the circuit.

Remember that all signals into/out of the LCU must be interfaced through a connector, and must provide a 0 Volt  (GND) supply reference. Electrical connectors are  required so the signals from the devices can  connect  to the  printed  circuit board of the LCU.  Specific connector types do not need to be specified.  You may simply show each connector as a rectangle with numbered pins,  clearly showing signal names and a GND reference  as required.

Posted Date: 3/8/2013 4:38:43 AM | Location : United States







Related Discussions:- Lift interface circuitry, Assignment Help, Ask Question on Lift interface circuitry, Get Answer, Expert's Help, Lift interface circuitry Discussions

Write discussion on Lift interface circuitry
Your posts are moderated
Related Questions
When the PLC is in the RUN mode it will switch ON the conveyer so it will run continuously. This project is divided into four outcomes: (a)    Detect block on entry, close

Q. What do you mean by Star Topology? Star Topology: In Star topology, all user nodes are connected to central node point that interconnects all individual users' links and nod

How clock signal is generated in 8086?what is the maximum internal clock frequency of 8086? Clock input 33% square wave from external clock generator .the external clock genera

You will manufacture composite beams using an epoxy matrix (West Systems 105 epoxy resin + West Systems 206 slow hardener) and one of the following reinforcements:  1.  Unidirec

left child right sibling datd

What is meant by microcontroller? A device which having the microprocessor with integrated peripherals like memory, serial ports, parallel ports, timer/counter, interrupt contr

if load is removed so which motor will run fast? series or shunt?

Given that , f(a,b,c,d,e) = Σm (6,7,9,11,12,13,16,17,18,20,21,23,25,28) using a Karnaugh map. (i) Find the essential prime implicants (ii) Find the minimum sum of product

The one line diagram of a simple three phase power system is shown in figure below. Each generator is represented by an emf behind the transient reactance. All impedances are expre

what is tunneling effect ? With calculation.