Lds/les instruction execution-microprocessor, Assembly Language

LDS/LES Instruction execution :

 LAHF: Load AH from Lower Byte of Flag: - This instruction loads the AH register with the lower byte of the flag register. This instruction can be utilized to observe the status of all the condition code flags (except over flow) at a time.

SAHF: Store AH to Lower Byte of Flag Register. This instruction resets or sets the condition code flags (except overflow) in the lower byte of the flag register depending on the equivalent bit positions in AH. If a bit in AH is value1, the flag equivalent to the bit position is set, else it is reset.

PUSHF: Push Flags to Stack: - The push flag instruction pushes the flag register on the stack; first the upper byte and then the lower byte will be pushed on the stack. The SP is decremented by value 2, for each push operation. The basic operation of this instruction is same to the PUSH operation.

POPF: Pop Flags from Stack:-The pop flags instruction loads the flag register totally (both bytes) from the word contents of the memory location currently addressed by SS and SP. The SP is incremented by the value 2 for each pop operation.

Posted Date: 10/12/2012 12:57:52 AM | Location : United States







Related Discussions:- Lds/les instruction execution-microprocessor, Assignment Help, Ask Question on Lds/les instruction execution-microprocessor, Get Answer, Expert's Help, Lds/les instruction execution-microprocessor Discussions

Write discussion on Lds/les instruction execution-microprocessor
Your posts are moderated
Related Questions
Perform an extensive web search of popular microcontroller manufacturers (some of the major players) to select a suitable device for the system to control the lighting of a typical

Comparison between 8086 and 8088 All the changes in 8088 above 8086 are indirectly or directly related to the 8-bit, 8085 compatible data and control bus interface. 1) The p

Ask question #MinimuWHAT ARE CONSTANTS AND WHAT DO THEY DO?m 100 words accepted#

Queue Operation :   RQ/CT0, RQ/G1-Request/Grant:   These pins are utilized by other local bus masters, in themaximum mode, to force the processor to release the loca

Any small project which can implement on any software. No need any external hardware approach.

Motorola 68000 Series : 68000microprocessor is a 16 bit processor that has addressing space of 65536 locations, each of which holds a 64-bits word; In order to address those lo

Intel 8259 interrupt controller :  The 8088 processor has only two interrupt control inputs, and interrupt request (INTR) and non mask able interrupt (NMI). NMI are interrupts t

Explain the basic method for implementing paging

Print Media Advertising (PMA) has been providing a contract to market Buzz Cola via newspaper ads in a main southern newspaper. Full-page ads in the weekday editions (Monday throug

General terms for Cache : Cache Hits : When the cache consisted the information requested, the transaction is said to be a cache hit. Cache Miss : When the cache does n