Lan hardware and packet filtering, Computer Networking

LAN HARDWARE AND PACKET FILTERING:

The diagram below explain the LAN hardware

198_LAN HARDWARE AND PACKET FILTERING.png

LAN INTERFACE:

 LAN interface operates all details of frame reception and transmission which are shown as follows:

  • It includes hardware error detection, addresses codes, etc. to outgoing frames.
  • It can use DMA to copy frame data directly from main storage.
  • It obeys accessing rules (e.g., CSMA/CD) when transmitting.
  • It detects error detection codes on incoming frames.
  • It can use DMA to copy data directly into storage.
  • It detects destination address on incoming frames.
  • The frames not addressed to the local device are ignored and don't affect

       the local device in any way.

Posted Date: 10/27/2012 8:29:35 AM | Location : United States







Related Discussions:- Lan hardware and packet filtering, Assignment Help, Ask Question on Lan hardware and packet filtering, Get Answer, Expert's Help, Lan hardware and packet filtering Discussions

Write discussion on Lan hardware and packet filtering
Your posts are moderated
Related Questions

Gives excellent low-level control of parallelism; Portable; Minimal overhead in data distribution and parallel synchronisation; and It is less error prone. Drawb

Q. Show the Security Policy as well Integrated Security ? Security policy is on paper statement describing what assets are to be protected and why who is responsible and which

802.11 DSSS a) Direct sequence spread spectrum in a 2.4 GHz band b) Each bit is replaced by a sequence of bits called a chip code, implemented at the physical layer c) Se

In the VOIP system, let h be the total number of header bytes added to each chunk, including UDP and IP header. a)  Assuming an IP datagram is emitted every 20 msec, find the tr

FDDI has four specifications: 1. Media Access Control it defines how the medium is accessed 2. Physical Layer Protocol it defines data encoding/decoding procedures 3. Phy

Distributed Shared Memory (DSM) systems copy a shared memory abstraction on loosely coupled architectures in order to allow shared memory programming despite missing hardware suppo

Interconnection Network An interconnection network is designed for transferring data between two processors in a Multi-stage network. Memory bottleneck is a fundamental limitat

So for this project, we’re going to make a game. This game will make use of a server to join two clients together for a modified game of Blackjack.

Define the Class B Addresses? First two octets are the network number as well as the last two octets are the host number 16382 probable blocks for assignment to organi