Jk flip-flop, Software Engineering

It should include all the theory that you need to complete the requested design, and all the simulation documents that you produce after synthesizing the circuit. Briefly, your report should include the followings:

o Introduction: It should include the theory behind the design; e.g. the logic expressions, the circuit operation and the circuit applications.

o Design Problem: It includes only the problem statements.

o Design Procedure: It must include, in details, your plan of what you need in order to solve the problem with all derived logic expressions, truth tables, optimization procedures, etc.

o Simulation Results: It should include the circuits' schematics, VHDL codes, functional and timing simulation waveforms, reports on the propagation delays, and your observations on the hard copies.

o Conclusion: It must include your comments on the problem, design procedure, CAD System, simulation results, and anything came up during your work.

As long as the licensed version of Quartus II is only available in our instructional laboratory (IH203), the student has to contact the instructor in order to have an access. Note that everybody MUST work individually and his report should reflect his own understanding to the subject.

DESIGN STATEMENT

JK Flip-Flop:

Write VHDL code that represents a JK flip-flop. Use behavioral code rather than structural code. Synthesize a circuit using CAD tools. Simulate the circuit that verifies the desired functionality.

Johnson Counter:

Write VHDL code that represents an eight-bit Johnson counter. Synthesize the code using CAD tools. Simulate the circuit showing the counting sequence.

Bus Structure:

Implement the schematic of the following circuit using the CAD tools.

Use

14_control circuit.png

Use the VHDL code as an entry design for the following figure that describes the details for connecting registers to a bus. (Hint: Using Figures 7.61 and 7.62 in the textbook).

1236_VHDL code.png

Also write the VHDL code that can be used as an entry design for the following figure that describes the control circuit. (Hint: Modify the VHDL code in Figure

Synthesize the circuit for your schematic and simulate.

Posted Date: 3/13/2013 7:37:45 AM | Location : United States







Related Discussions:- Jk flip-flop, Assignment Help, Ask Question on Jk flip-flop, Get Answer, Expert's Help, Jk flip-flop Discussions

Write discussion on Jk flip-flop
Your posts are moderated
Related Questions
What is DFD? Data Flow Diagram depicts the information flow and the transforms that are applied on the data as it moves from input to output.

Static testing tools: 1. Static analysers   2. Code inspectors  3. Standard Dynamic testing tools   1. Coverage analyzers (execution verifiers)    2. Output co

What is Integration testing: - This test is performed to determine the interfaces among system components, interactions between the application and the hardware, file system, a

Consider a program that registers students for different programs. The students fill up a form and submit it. This is sent to the departments for confirmation. Once it is confirmed

CMM is a strategy for enhancing the software process irrespective of the actual life cycle model utilized. SEI (Software Engineering Institute) of Carnegie-Mellon University develo

Q. Explain Iterative Enhancement model? This model incorporates modification in the software based on the analysis of the existing system. As well the complete documentation of

Explain the Phased Waterfall Model It is a type of waterfall model where the project is separated into small phases and delivered at intervals by dissimilar teams. Different Te

Software Engineering A  high technology system encompasses a  number of  elements like   people, hardware, software, database, documentation, and process.  System engineering

Explain the design steps in transaction mapping. Review the fundamental model. Review and refine the DFD for the software. Verify whether the DFD has the transfo

CAPABILITY MATURITY MODEL (CMM): CMM is a strategy for recovering the software process, irrespective of the actual life cycle model used.