Instruction level-parallelism based on granularity size, Computer Engineering

Instruction level

This is the initial level and the degree of parallelism is uppermost at this level. The fine grain size is used at statement or instruction level as only few instructions form the granularity size here. The fine grain size may differ according to the type of the program. For instance, for scientific applications, the instruction level  granularity size may be higher. As the top degree of parallelism can be achieved at this height, the overhead for a programmer will be more.

 

Posted Date: 3/2/2013 4:18:18 AM | Location : United States







Related Discussions:- Instruction level-parallelism based on granularity size, Assignment Help, Ask Question on Instruction level-parallelism based on granularity size, Get Answer, Expert's Help, Instruction level-parallelism based on granularity size Discussions

Write discussion on Instruction level-parallelism based on granularity size
Your posts are moderated
Related Questions
Propositional Inference Rules: Propositional Inference Rules Equivalence rules are mostly useful because of the vice-versa aspect, that means like we can search backwards and

Image Capturing Download the following grey level 512x512 standard images in TIF format: a-Lena       b-Baboon     c-Bridge       d-Airfield Use Matlab to decrease the siz

What is the difference between a structure and a table? Structures are constructed the almost the similar way as tables, the only dissimilarity using that no database table is

Q. Characteristics of decision support system? Characteristics of DSS- The qualities of the DSS are as follows: - 1. DSS focus on towards providing assistance in analyzing s


Interconnection Network Introduction This unit discusses the types and properties of interconnection networks.  In multiprocessor systems, there are multiple I/O modules

design a basic computer

Why does DMA have priority over the CPU when both request a memory transfer? The data transfer monitored by DMA controller which is called as DMA channel. The CPU is included o

Realized mean that the component has been painted on screen or that is prepared to be painted. Realization can take place by invoking any of these methods. setVisible(true), show()

What are the requirements to design Combinational Logic ? Ans . Design Requirements of Combinational Logic:- (i) By the specifications of circuit, we find out the