Instruction level-levels of parallel processing, Computer Engineering

Instruction Level

It refers to the condition where different instructions of a program are implemented by different processing elements. Most processors have numerous execution units and can execute some instructions (usually machine level) at the similar time. Good compilers can alter instructions to maximize instruction throughput. Often the processor also can do this. Modern processors still parallelize execution of micro-steps of instructions in the same pipe. The first use of instruction level parallelism in manipulative PE?s to enhance processing speed is pipelining.  Pipelining was widely used in early Reduced Instruction Set Computer (RISC).  Behind RISC, super scalar processors were developed which perform multiple instruction in one clock cycle. The super scalar processor plan exploits the parallelism accessible at instruction level by enhancing the number of functional and arithmetic units in PE?s.  The concept of teaching level parallelism was further customized and applied in the design of Very big Instruction Word (VLIW) processor, in which one instruction word encodes extra than one operation. The idea of executing a digit of instructions of a program in similar by scheduling them on a only processor has been a major driving power in the design of recent processors.


Posted Date: 3/1/2013 4:37:13 AM | Location : United States

Related Discussions:- Instruction level-levels of parallel processing, Assignment Help, Ask Question on Instruction level-levels of parallel processing, Get Answer, Expert's Help, Instruction level-levels of parallel processing Discussions

Write discussion on Instruction level-levels of parallel processing
Your posts are moderated
Related Questions
c-program for the minimum total number of shelves

What is automated information system Using this automated information system affords below benefits to the company and customers: -  System can be linked into websites to g

Develop a regular expression for Real number with optional fraction and Identifier. (i) A regular expression for real number with optional fraction is [+ | -] (d) +. (d)* (i

Displaying a number Supposing that two digit number 59 is stored as number 5 in BH and number 9 in BL to convert them to equivalent ASCII we will add "0" to each one of them.

Parallelism Conditions As discussed earlier, parallel computing needs that the segments to be implemented in parallel must be free of each other. Thus, before implementing para

The major domains of AI research and development. AI applications can be grouped under three major areas cognitive science robotics and natural interfaces though these class

Define the Firewall Design Policy A lower-level policy that describes how the firewall will handle prevention of access and filtering of services as defined in the above net

Stack Organization The CPU of the most computers comprises of stack or called as last-in-first-out (LIFO) list in which information is stored in such a manner that item stored

Paged virtual memory: Mostly all implementations of virtual memory divide the virtual address space of an application program into pages; a page is a block that contains conti

Computer have many type of memory like primary memory , Auxiliary memory ,  Cache memory , buffer memory ,virtual memory , The work of all memory heterogeneously primary memory