Inhibit gate, Other Engineering

Inhibit Gate

Occasionally it is required to 'hold' one input to an AND gate at a particular logic level in order to disable the entire gate. One method of representing this symbolically is shown in Figure 14, which illustrates a two input gate with an 'INHIBIT' input C carrying an indicator. In this case, with a 1 state at the inhibit input C, the gate is disabled irrespective of the input conditions at A and B. With a 0 state at the inhibit input C however, the gate is now 'enabled' and the output will adopt the 1 state when both input A and input B are at the 1 state.

1646_INHABIT GATE.png

Posted Date: 9/13/2012 9:18:38 AM | Location : United States







Related Discussions:- Inhibit gate, Assignment Help, Ask Question on Inhibit gate, Get Answer, Expert's Help, Inhibit gate Discussions

Write discussion on Inhibit gate
Your posts are moderated
Related Questions
Aviation legislation - REGISTRATION of AIRCRAFT: All aircraft must be registered in the U.K., before they are permitted to fly. They must also have their allotted registration


What happened when melonic acid heated


What is the possible problem if there is more than one part having the same code?

Embossing is a forming operation used to create indentation in the sheet, such as raised (indented) lettering or strengthening rips, as shown in fig. Some stretching and thinning o

1. . Using the graph of pore/fracture pressure for the Holly Field propose a casing scheme for the well using the graphical approach. Discuss the suitability of the selected casing

the true length of a line is known to be 500m.the line was again measured with a 20m tape and found to be 502m,what is the correct length of the 20m tape.

how to find the equation for deflection of a cantilever beam subjected to udl in terms of Airy''s stress function

procedure to assemble the spindle in the cnc mzachine.........