Increment contents of register - inr instruction , Electrical Engineering

Increment contents of Register

Content  of register  are   incremented  by one and the  results  is stored  in the same  register R. It is an exceptional  case in which  accumulator is not  used as  one  of the  operand. The instructions format is

INRR           ( R-R+ 1)

Flags : All flags except CY  are modified  according  to the  result. Even if the 9 the  bit is  generated CY  flag is not modified.

Posted Date: 4/5/2013 12:20:07 AM | Location : United States







Related Discussions:- Increment contents of register - inr instruction , Assignment Help, Ask Question on Increment contents of register - inr instruction , Get Answer, Expert's Help, Increment contents of register - inr instruction Discussions

Write discussion on Increment contents of register - inr instruction
Your posts are moderated
Related Questions
Connection of Shunt Capacitors - Across Individual Customers The most appropriate manner of improving PF of the distribution system and thereby reducing line losses is to link

WRITE THE PROCEDURE CONDUCT OC AND SC TEST OF AN ALTERNATOR TO FIND SYNCHRONOUS IMPEDENCE

Histograms or Bar Chart - Quality Tools for Improvement Histograms give an easy, graphical view of accumulated data. It provides the simplest way to evaluate the distributio

Q. The radiation pattern of a half-wave dipole antenna is given by (a) Sketch the radiation pattern in the principal plane of xz containing angle θ. (b) Determine the beam wi

SID  Input Serial input data  single  bit can be  accepted through this  pin using RIM  command  discussed in details in chapter8.

Tick of the property, which is different from the group (A) Ductility.                (B) Resistivity. (C) Tensile strength.   (D) Hardness. Ans: Tick of the pr

delta connectino purpose

Explain the construction and working of a calomel electrode?


Define the XOR GATE - Microprocessor? The XOR GATE is a alike to an OR gate except for the instance when all the inputs are high. With a XOR gate when all the inputs are high t