Illustrate simple ALU organisation, Computer Engineering

Q. Illustrate Simple ALU Organisation?

An ALU comprises circuits which perform data processing micro-operations. Though how are these ALU circuits used in conjunction of other registers and CU? The simplest organisation in this respect for fixed point ALU was proposed by John von Neumann in his IAS computer design.

2140_Illustrate Simple ALU Organisation.png

Figure: Structure of a Fixed point Arithmetic logic unit

The above structure has 3 registers AC, MQ and DR for data storage. Let's presume that they are equal to one word each. Please consider that Parallel adders and other logic circuits (these are the arithmetic, logic circuits) have two inputs and just one output in this figure. It suggests that any ALU operation at most can have two input values and will produce single output along with other status bits. In the current case the two inputs are AC and DR registers whereas output is AC register. AC and MQ registers are usually used as a single AC.MQ register. This register is capable of right or left shift operations. A number of the micro-operations which can be defined on this ALU are:

Addition            :  AC ← AC + DR

Subtraction        :  AC ← AC - DR 

AND                 :  AC ← AC ^ DR

OR                  :  AC ← AC   DR

Exclusive OR    :  AC ← AC (+) DR

NOT                 :  AC ← AC

In this ALU organisation division and multiplication were implemented employing shift-add/subtract operations. MQ (Multiplier-Quotient register) is a special register used for implementation of division andmultiplication. We aren't providing details of how this register can be used for implementing division and multiplication algorithms. For more details on these algorithms please refer to further readings. An example of this type of algorithm is Booth's algorithm and you should refer to it in further readings.  

For division or multiplication operations DR register stores the divisor or multiplicand respectively. The result of division or multiplication on applying certain algorithm can finally be attained in AC.MQ register combination. These operations can be signified as:

Multiplication   :  AC.MQ ← DR × MQ

Division           :  AC.MQ ← MQ ÷ DR

DR is another significant register which is used for storing second operand. Actually it acts as a buffer register that stores the data brought from memory for an instruction. In machines where we have general purpose registers any of the registers can be utilized like AC, MQ and DR.

Posted Date: 7/27/2013 3:15:12 AM | Location : United States







Related Discussions:- Illustrate simple ALU organisation, Assignment Help, Ask Question on Illustrate simple ALU organisation, Get Answer, Expert's Help, Illustrate simple ALU organisation Discussions

Write discussion on Illustrate simple ALU organisation
Your posts are moderated
Related Questions
What is electronic cash? E-cash is cash that is demonstrated by two models. One is on-line type of e-cash that allows for the completion of all kinds of internet transactions.

Challenges Facing Operations Managers - Information Systems While information systems should be seen as tools that enable better performance their implementation also brings a

Define congestion and grade of service. Congestion : This is uneconomic to give sufficient equipment to carry all the traffic which could possibly be offered to a telec

Q. Create simple algebraic expression from K-Map? Now create simple algebraic expression from K-Map. These expressions are created by employing adjacency if we have 2 adjacent

Error handling in Hard disk in computer architecture : Modern drives also make widespread use of Error Correcting Codes (ECCs), specifically Reed-Solomon error correction.

Magnify a triangle with vertices A = (0,0), B = (3,3) and C = (6,4) to twice its size in such a way that A remains in its original position.

Eight-stage process - Conjunctive normal forms: Hence we notice the following eight-stage process converts any sentence with CNF as:  1.  Eliminate all arrow connectives by

Explain the different sub-functions of Process Scheduling. Process scheduling contains the subsequent sub-functions: 1. Scheduling: Chooses the process to be executed next

What is a Deadlock? Deadlock is a situation, in that processes never complete executing and system resources are tied-up, preventing another job form starting. If the resou

Accessing a Cache:  Direct mapping: (Block address) modulo (Number of cache block in the cache) The valid bit indicate whether an entry contain a valid address.