I2c protocol bus , Computer Engineering


The I2C protocol bus is two bi-directional wires, serial data (SDA) and serial clock (SCL), that transmit information between the devices connected to the bus. Each device has a recognized unique address (i.e. microcontrollers, LCD driver or keyboard interface) and operates as either a transmitter or receiver, depending on the function of the device.

Obviously an LCD driver is only a receiver, whereas micro-controllers can both receive and transmit data. In addition to transmitters and receivers, devices can also be considered as masters or slaves during data transfers.

The device that initiates a data transfer on the bus and generates the clock signals to permit that transfer is called the master. At that time, any device addressed will be considered a slave. I have used PORTC (RC3 and RC4) on the PIC18F452 as serial clock (SCL) and serial data (SDA) connection respectively.

I2C - this is a Serial Interface that uses only two signals to serially exchange data with another device.

SDA - All data sent from one device to another goes on this line or bus. This signal is called as Serial Data.

SCL - It is generated by the master device and controls when data is sent and read. The signal can be forced low to prevent clock occurrence. It is done by a device that has become too busy to receive more data. This signal is called as Serial Clock.

Posted Date: 2/23/2013 12:22:19 AM | Location : United States

Related Discussions:- I2c protocol bus , Assignment Help, Ask Question on I2c protocol bus , Get Answer, Expert's Help, I2c protocol bus Discussions

Write discussion on I2c protocol bus
Your posts are moderated
Related Questions
What is pipelining? The overlapping of implementation of successive instructions is known as pipelining.

Design a BCD to seven segment decoder that accepts a decimal digit in BCS and generates the appropriate output for segments in display indicator. Ans: BCD-TO-seven-Segment

Discuss the advantages of Firewalls Firewalls also offer additional protection to local users who like to browse or surf out from the Intranet to the Internet, by acting as pro

Parallel Overhead The amount of time needed to organize parallel tasks, as opposed to undertaking useful work. Parallel overhead may comprise factors like:   1) Task start-u

Define the types Programmable logic devices? There are mostly three types PLDs. These are vary in the placement of fuses in the AND- OR array. 1. ROM- It has fixed AND array

Draw the logic diagram of 4-bit Twisted Ring counters and explain its operation with the help of timing diagram. Ans: Twisted ring counter (4 BIT): We ready know that shi

Q. Weighted-average under perpetual inventory procedure? Weighted-average under perpetual inventory procedure in perpetual inventory procedure firms calculate a new weighted-av

Explain MDR and MAR. The data and address lines of the external memory bus linked to the internal processor bus by the memory data register, MDR and the memory address register

Message passing is possible the most widely used parallel programming paradigm these days. It is the most portable, natural and efficient scheme for distributed memory systems. It