How many cycles are lost for instruction accessing memory, Computer Networking

1.  A computer system has a two-level memory cache hierarchy. The L1 cache has a zero hit penalty, a miss penalty of 5 ns and a hit rate of 95 percent. The L2 cache has a miss penalty of 100 ns and a hit rate of 90 percent.

a)  How many cycles are lost for each instruction accessing the memory if the CPU clock rate is 2 GHz?

b)  We can either increase the hit rate of the topmost cache to 98 percent or increase the hit rate of the second cache to 95 percent.  Which improvement would have more impact?

Posted Date: 3/22/2013 3:32:23 AM | Location : United States







Related Discussions:- How many cycles are lost for instruction accessing memory, Assignment Help, Ask Question on How many cycles are lost for instruction accessing memory, Get Answer, Expert's Help, How many cycles are lost for instruction accessing memory Discussions

Write discussion on How many cycles are lost for instruction accessing memory
Your posts are moderated
Related Questions
You are a network consultant working for a large European networVservice provider and have been given the task of reviewing the future network requirements of the company for its f

Give the types of firewalls Conceptually, there are two types of firewalls: 1.  Network Level 2.  Application Level Network Level Firewall/Packet Filters The Net

What is an Object server? With an object server, the Client/Server application is printed as a set of communicating objects. Client object converse with server objects using an

Discuss about the Software in detail Software contain a number of components such as SQL Server for database connectivity, Systems Management Server for easy Web management,


This new model of Client/Server having of thin, portable, "universal" clients that talks to superfast servers. In the simple form, a web server returns documents when clients ask f

IGRP uses flash updates, poison reverse updates, hold down times, and divide horizon. How often does it broadcast its routing table updates? Ans) 90 seconds

As we previously know, the merge sort algorithm needs two circuits, i.e. one for merging and second for sorting the sequences. Thus, the sorting circuit has been derived from the a

XYZ company's executives have approached you to architect, design, and recommend if they should use an IP network infrastructure for all their applications. Here is some informa

Path  Overhead It is part  of SPE  and contain followings  information: Performance monitor of synchronous transport , signal , path , track ,parity ,checks,  and path  status.