How many cycles are lost for instruction accessing memory, Computer Networking

1.  A computer system has a two-level memory cache hierarchy. The L1 cache has a zero hit penalty, a miss penalty of 5 ns and a hit rate of 95 percent. The L2 cache has a miss penalty of 100 ns and a hit rate of 90 percent.

a)  How many cycles are lost for each instruction accessing the memory if the CPU clock rate is 2 GHz?

b)  We can either increase the hit rate of the topmost cache to 98 percent or increase the hit rate of the second cache to 95 percent.  Which improvement would have more impact?

Posted Date: 3/22/2013 3:32:23 AM | Location : United States







Related Discussions:- How many cycles are lost for instruction accessing memory, Assignment Help, Ask Question on How many cycles are lost for instruction accessing memory, Get Answer, Expert's Help, How many cycles are lost for instruction accessing memory Discussions

Write discussion on How many cycles are lost for instruction accessing memory
Your posts are moderated
Related Questions
FDDI -(Fiber Distributed Data Interface) FDDI Basics: FDDI (Fiber Distributed Data Interface) came about because system managers became concerned with network reliability i


Question Approximately what is the low frequency cut-off of the band-pass filter shown in the figure?


advantages and disadvantages of time sharing system

The compression protocols for PPP are:- A. Stac   B. Predictor

Connection Oriented Transport TCP In addition  to providing  reliable communication transmission control protocols  effects errors  control flow  control  and resequencing of

What is a Management Information Base (MIB)? A Management Information Base is part of each SNMP-managed device. Every SNMP agent has the MIB database that having information ab

What is DHCP? DHCP is short for Dynamic Host Configuration Protocol. Its major task is to automatically assign an IP address to devices across the network. It first checks for

how to connect two pc in lan?