How many cycles are lost for instruction accessing memory, Computer Networking

1.  A computer system has a two-level memory cache hierarchy. The L1 cache has a zero hit penalty, a miss penalty of 5 ns and a hit rate of 95 percent. The L2 cache has a miss penalty of 100 ns and a hit rate of 90 percent.

a)  How many cycles are lost for each instruction accessing the memory if the CPU clock rate is 2 GHz?

b)  We can either increase the hit rate of the topmost cache to 98 percent or increase the hit rate of the second cache to 95 percent.  Which improvement would have more impact?

Posted Date: 3/22/2013 3:32:23 AM | Location : United States







Related Discussions:- How many cycles are lost for instruction accessing memory, Assignment Help, Ask Question on How many cycles are lost for instruction accessing memory, Get Answer, Expert's Help, How many cycles are lost for instruction accessing memory Discussions

Write discussion on How many cycles are lost for instruction accessing memory
Your posts are moderated
Related Questions
#questiGE 1-A Objectives: • Consolidate EIGRP knowledge. • Introduce the Route Redistribution concept. • Introduce the EIGRP External Routes concept. • Introduce the Default Met

Question: (a) Outline the main interactions that take place when a user requests a valid web resource in the Address Bar of a modern web client till the resource is eventually

Write discussion on Associative mapping - computer architecture.

Compute the shortest path from t to all network nodes.

The address recorded by a router should be its outgoing interface. That is, if a router forwards a datagram that has the record route option enabled, and if the datagram arrives at

Q. Basic working of Spanning Tree? Spanning Tree - Redundant bridges may be installed to provide reliability - To prevent infinite looping of packets between bridges,

Q. Illustrate Network Layer in osi layers model? Network Layer :  This is responsible for addressing messages and data so they are sent to the required destination, and for tr


Dual Homed Host Architecture This setup consists of a host machine with two or more IP addresses for each of its physical port. One port is connected to intranet and other to the

What is a OSI layer 2 device called a "barter"?