Hlt halt instruction , Electrical Engineering

HLT Halt Instruction

The microprocessor halts  the execution  of the  program and enters into  the wait  state  the address  and data bus are placed in the  high  impedance state. An interrupt  or reset  is necessary to exit from the halt  state. The instruction format is

                                HTL

The contents of the  registers and flags are  unaffected  during  the halt  state.

Posted Date: 4/5/2013 2:29:20 AM | Location : United States







Related Discussions:- Hlt halt instruction , Assignment Help, Ask Question on Hlt halt instruction , Get Answer, Expert's Help, Hlt halt instruction Discussions

Write discussion on Hlt halt instruction
Your posts are moderated
Related Questions
A certain cellular telephone antenna has an input impedance at f=1.0 GHz modeled by a shunt R-C combination, with R=200Ω and C=2.0pF. Because of manufacturing restrictions, you can

Q.   How and why are the grounding and shielding used in electronic instruments? Sol. In electronic instruments grounding and Shielding techniques are available in order to a

what''s robust?

Q. What is the basic principle of oscillation in an RC phase shift oscillator. With a neat sketch explain its working? For producing oscillations there must have positive feedb

Multiprogramming - Single Processor one Users  Many  Programs When single  processor is  used to execute more than  one independent program simultaneously the technique  is ca


Explain DJNZ instructions of intel 8051 microcontroller? a) DJNZ Rn, rel Decrement the content of the register Rn and jump if not zero. b) DJNZ direct, rel Decreme

Q. Counter-controlled analog to digital converter? Figure shows the block diagram of a counter-controlledA/Dconverter. Resetting the binary counter to zero produces D/A output

(a) The key elements of a protocol are the syntax, semantics and timing. Give a brief explanation of each of these key elements. (b) A file contains 4 million bytes. Compare

Increase in HT and LT Ratio It is well known that for high HT/LT ratio, the losses will be low. The losses for a given quantum of power supplied through a line are inversely p