Hazard in pipeline - computer architecture, Computer Engineering

Hazard in pipeline - computer architecture:

A hazard in pipeline.-removing a hazard frequently need that some instructions in the pipeline to be permitted to proceed as others are delayed. When the instruction is stalled, all  of the instructions issued afterward than the stalled instruction are stalled also. Instructions issued prior than the stalled instruction ought to be continuing, or else the hazard will never remove.

Due to hazard pipeline bubbles is inserted. Following table shows how the stalls are really implemented. As a result, there no new instructions will be fetched during clock cycle 4, no instruction will finish during clock cycle 8.

 

 

Posted Date: 10/13/2012 4:23:47 AM | Location : United States







Related Discussions:- Hazard in pipeline - computer architecture, Assignment Help, Ask Question on Hazard in pipeline - computer architecture, Get Answer, Expert's Help, Hazard in pipeline - computer architecture Discussions

Write discussion on Hazard in pipeline - computer architecture
Your posts are moderated
Related Questions
Compare zero-, one, two-, and three- address machines by writing programs to compute                         X = (A + B x C)/(D - E x F) for every of the four machines.  Do n

Question: (a) (i) Briefly define the term "Isotype". (ii) With the help of diagrams, describe the rules of "Isotype". (b) Elaborate on your understanding of internationa

Q. Explain Magnetic Read and Write Mechanisms? Data are recorded on and then retrieved from disk via a conducting coil called the head. In numerous systems there are two heads,

examples of flowcharting

Define bus A group of lines that serves as a connecting path for various devices is known as a bus.

Visual basic applications have very rich and flexible applications but there is single limitation when using pointer function. Windows API has limited support for function pointers

Hyper-threading, officially known as Hyper-threading Technology (HTT), is Intel's trademark for their execution of the simultaneous multithreading technology on the Pentium 4 micro

Coding advantages of casex or casez By using casex or casez has the following coding advantages: -  It reduces number of lines, especially if the number of bits had been m

Discuss the advantages of store program control (SPC) automation in telephone switching. Advantages of SPC: (i) Simple to control (ii) Simple to maintain (iii) Fine-

Q. What do you mean by Software Poll? In this scheme on occurrence of an interrupt, processor jumps to an interrupt service program or routine whose job is to poll (roll call