General purpose register - assembly language, Computer Engineering

General purpose register - assembly language:

Basic ISA Classes:

Accumulator:

1 address add Aacc ←acc + mem [A]

Stack:

0 address add to s ←to s+ next

General Purpose Register:

2 address add A BEA(A) ←EA(A) + EA(B)

3 address add A B CEA(A) ←EA(B) + EA(C)

Load/Store:

3 address add Ra Rb Rc Ra ←Rb+ Rc load Ra RbRa ←mem[Rb]

store Ra Rbmem[Rb] ←Ra

 

                                       Comparing the Number of Instructions

                                  Code sequence for C=A+B for 4 class of instruction sets

1958_General Purpose Register.png

 

Posted Date: 10/13/2012 3:33:03 AM | Location : United States







Related Discussions:- General purpose register - assembly language, Assignment Help, Ask Question on General purpose register - assembly language, Get Answer, Expert's Help, General purpose register - assembly language Discussions

Write discussion on General purpose register - assembly language
Your posts are moderated
Related Questions
What is schedulers?  A process migrates between the various scheduling queues throughout its life time. The OS must select processes from these queues in some fashion. This sel

Given a RAID 5 (block-level distributed parity) with k disks, how well will large block trnsmitted work? How well will it handle a high I/O request rate? Evaluate the performance t

A call processor in an exchange requires 120 ms to service a complete call. What is the BHCA rating for the processor? If the exchange is capable of carrying 700 Erlangs of traffic

Q. What is Input-output processors? let's briefly summarize the development in area of input/output functions. These can be briefed as below: 1. CPU directly controls a peri

Advanced aspects of assembly language programming in this section. A number of these aspects give assembly an edge over high level language programming as far as efficiency is conc

What happens when HLT instruction is implemented in processor? Ans) The Micro Processor go into the Halt-State and the buses are tri-stated.

Q. What is Status Control and Registers? Status Control and Registers: These registers can't be used by programmers though are used to control CPU or execution of a program.

Procedure Level Here, parallelism is accessible in the form of parallel executable procedures. In this situation, the design of the algorithm plays a main role. For example eac

Which device changes from serial data to parallel data ? Ans. Demultiplexer is the device that changes from serial data to parallel data. Demultiplexer takes data in from on