Field effect transistors, Other Engineering

FIELD EFFECT TRANSISTORS (FET)

A field-effect transistor (FET) is a semiconductor device in which the current flowing through a conduction channel i.e. between two terminals called the "Source" and the "Drain" and is controlled by an electric field arising from a voltage applied to another terminal, called the "Gate").

There are two classes of field-effect transistor:

  1. The Junction-Gate Field-effect Transistor (JUGFET).

  2. The Insulated-Gate Field-Effect Transistor (IGFET).

JUGFET: Has one (or more) semiconductor gate regions, which form P-N junction with the channel.

IGFET: Has an insulating layer (usually of oxide material) between the channel and the gate electrode (usually metal) It is often called the MOSFET (Metal Oxide semiconductor FET).

There is a furtyher subdivision of filed-effect transistors which isd due to the doping of the semiconductor:

  1. An N-Channel field-effect transistor has an N-Type semiconducting channel.

  2. A P-Channel field-effect transistor has a P-Type semiconducting channel.

 

Posted Date: 9/14/2012 6:51:48 AM | Location : United States







Related Discussions:- Field effect transistors, Assignment Help, Ask Question on Field effect transistors, Get Answer, Expert's Help, Field effect transistors Discussions

Write discussion on Field effect transistors
Your posts are moderated
Related Questions
Where do you think by DJIA? Nobody knows the respond to this one. However, you should at least have some ideas on the topic and be able to communicate why you think this is the

Expertsmind.com brings you unique solution in electrical engineering -          Laws of Motion -          Speed is how much distance will be covered in a certain time.

PROPELLER OVERSPEED GOVERNORS: These devices protect against overspeed, they are separate governors to the P.C.U. and direct oil during an overspeed situation to coarsen the bl

write drawback of linear array

why we need EJB

1-calculate the present value of the expected synergies. ( Assume a tax rate of 35%. a discount rate of 10% suitable for the cost oand revenue synergies combined, and inflation of


obtain the hazard free circuitfor Boolean expression.f=(0,2,4,5,8,10,14) and also implement the NAND implementation for the circuit


Explain the process of manufacturing ordinary Portland cement by vertical shaft rotary kiln method and write chemistry of hardening and setting of it with chemical equations.  D