Fet operation, Electrical Engineering

FET operation:

1585_FET operation.png

Figure: I-V characteristics and output plot of a JFET n-channel transistor.

The FET manages the flow of electrons (or electron holes) from the source to drain by influencing the size and shape of a "conductive channel" created and affected by voltage (or lack of voltage) applied across the gate and source terminals (For easiness of discussion, this assumes body and source are related). This conductive channel is the "stream" by which electrons flow to drain from source.

A negative gate-to-source voltage causes a depletion region to expand in width and encroach on the channel from the sides, narrowing the channel, in an n-channel depletion-mode device. If the depletion region expands to fully close to channel, the resistance of the channel from source to drain turns large, and the FET is efficiently turned off like a switch. Similarly a positive gate-to-source voltage raises the channel size and permits electrons to flow easily.

On the other hand, in an n-channel enhancement-mode device, a positive gate-to-source voltage is essential to create a conductive channel, because one does not exist naturally within the transistor. The positive voltage that is attracts free-floating electrons within the body towards the gate, creating a conductive channel. But first, sufficient electrons must be attracted near the gate to counter the dopant ions added to the body of the FET; this makes a region free of mobile carriers called a depletion region, and the phenomenon is considered to as the threshold voltage of the FET. Further gate-to-source voltage rises will attract even much more electrons towards the gate that are able to create a conductive channel from source to drain; this process is termed as inversion.

Posted Date: 1/11/2013 4:48:47 AM | Location : United States







Related Discussions:- Fet operation, Assignment Help, Ask Question on Fet operation, Get Answer, Expert's Help, Fet operation Discussions

Write discussion on Fet operation
Your posts are moderated
Related Questions
Explain the Limiting the Spectrum This low-pass filter is known an anti-aliasing filter. These filters are originated at the input to most applications. Since they are required

How clock signal is generated in 8086?what is the maximum internal clock frequency of 8086? Clock input 33% square wave from external clock generator .the external clock genera

Diode current: Zener region: when the reverse biased voltage is increase to a very high value then a point is reached where will is suddenly going a very high value. Th

Q. Explain the Importance of distributing frames? Basically four levels of cabling are used as displayed in Figure. At the subscriber end, drop wires are taken to a distributio

In most real signal processing applications the measured signals can not be described by an analytical expression. In addition, by the Wold decomposition theorem a stationary signa

Q. A four-pole dc machine with 728 active conductors and 30mWb flux per pole runs at 1800 r/min. (a) If the armature winding is lap wound, find the voltage induced in the armatu

Q. Explain about Address Structure? Address Structure: ISDN address structure is illustrated in figure. ISDN number part has a maximum of 15 digits and ISDN sub address part

Consider a colloidal suspension of latex particles confined between two plates. The plates are charged, so there is an electric potential difference V between them (as shown). The

what ''s part of dcmotor or dc generator

Q. Discuss the nature of sinusoidal signal? Discuss the nature of evenness and oddness of: (a) The sinusoidal signal x(t) = A cos(2πf 0 t + θ). (b) The complex exponentia