Fet operation, Electrical Engineering

FET operation:

1585_FET operation.png

Figure: I-V characteristics and output plot of a JFET n-channel transistor.

The FET manages the flow of electrons (or electron holes) from the source to drain by influencing the size and shape of a "conductive channel" created and affected by voltage (or lack of voltage) applied across the gate and source terminals (For easiness of discussion, this assumes body and source are related). This conductive channel is the "stream" by which electrons flow to drain from source.

A negative gate-to-source voltage causes a depletion region to expand in width and encroach on the channel from the sides, narrowing the channel, in an n-channel depletion-mode device. If the depletion region expands to fully close to channel, the resistance of the channel from source to drain turns large, and the FET is efficiently turned off like a switch. Similarly a positive gate-to-source voltage raises the channel size and permits electrons to flow easily.

On the other hand, in an n-channel enhancement-mode device, a positive gate-to-source voltage is essential to create a conductive channel, because one does not exist naturally within the transistor. The positive voltage that is attracts free-floating electrons within the body towards the gate, creating a conductive channel. But first, sufficient electrons must be attracted near the gate to counter the dopant ions added to the body of the FET; this makes a region free of mobile carriers called a depletion region, and the phenomenon is considered to as the threshold voltage of the FET. Further gate-to-source voltage rises will attract even much more electrons towards the gate that are able to create a conductive channel from source to drain; this process is termed as inversion.

Posted Date: 1/11/2013 4:48:47 AM | Location : United States







Related Discussions:- Fet operation, Assignment Help, Ask Question on Fet operation, Get Answer, Expert's Help, Fet operation Discussions

Write discussion on Fet operation
Your posts are moderated
Related Questions
For zero flag  CZ ( Call  on Zero )  CNZ ( Call on no zero ) Instructions CZ call the  subroutine  from the  specified  memory location if zero flag is set  (Z=1). The i

Q. Show limitations of microprocessor-based control systems? Practical limitations of microprocessor-based control systems stem from the following considerations: • Finite-w

Q. Nonsalient-pole rotor construction? The nonsalient-pole (smooth or cylindrical) rotor construction is preferred for high-speed turbine-driven alternators (known also as turb

Quick ratio A stringent indicator that determines whether a firm has enough short-term assets to cover its immediate liabilities without selling inventory. It is calculated as

Aim To build a simple storage oscilloscope using the PIC trainer To report on the program's design and operation Equipment PIC Trainer and PICkit3 in-circui


Explain IMUL instructions in 8086 family with example and their effect on flag. IMUL: It is an instruction for multiplication of two signed numbers. This result is a signed

Explain the various modes in which DMAC works. Working of Direct memory access controller: The modes of operation has demand mode, block mode, single mode and cascade mode.

Given that , f(a,b,c,d,e) = Σm (6,7,9,11,12,13,16,17,18,20,21,23,25,28) using a Karnaugh map. (i) Find the essential prime implicants (ii) Find the minimum sum of product

Design a low noise amplifier using an Infineon RF transistor BFP640. The amplifier is to be used to amplify the L2 GPS signal and so the centre frequency is 1227MHz and bandwidth 4