Explain difference between risc and cisc, Computer Engineering

RISC-Means Reduced Instruction Set Computer. A RISC system has decreased number of instructions and more significantly it is load store architecture were pipelining can be executed easily. Eg.ATMEL AVR.

CISC- Complex instruction set computer. A CISC system has complex instructions such as direct addition among data in two memory locations.Eg.8085.          

 

 

Posted Date: 4/6/2013 3:40:19 AM | Location : United States







Related Discussions:- Explain difference between risc and cisc, Assignment Help, Ask Question on Explain difference between risc and cisc, Get Answer, Expert's Help, Explain difference between risc and cisc Discussions

Write discussion on Explain difference between risc and cisc
Your posts are moderated
Related Questions
Q. Illustrate Character Coded Data? The input output happens in the form of ASCII data. These ASCII characters are entered as a string of data. For illustration to get two numb


Explain a multiprocessing operating system? A multiprocessing system is a computer hardware configuration which contains more than one independent processing unit. Multiprocess

Net-fu is a web-based interface to a script-fu server. The work is completed at a remote site. To see Net-fu, point your web browser or one of the mirror sites, and then go to "gim

Q. Show MPI functions? MPI comprises hundreds of functions which are a small subset of which is enough for most practical purposes. We will discuss some of them here. Int M

Define locality of reference? What are its types?  During the course of implementation of a program memory references by the processor for both the instruction and the data ten

What is the benefit of MITRE''s evolutionary approach to KM?

What is a Metadata?  Metadata is information about a PE. In COM, metadata is communicated by non-standardized type libraries. In .NET, this data is contained in the header port

Q. How are comparisons done in 8086 assembly language? There is a compare instruction CMP. Though this instruction just sets the flags on comparing two operands (both 16 bits

Why a function should have at least one input? There is no strong reason for this in verilog. I think this restriction isn't removed fin SystemVerilog. Some requirements where