Evaluate currents in the circuits, Electrical Engineering

Evaluate currents in the circuits:

Determine currents I1 and I2 in the given circuits by applying KVL.


We apply KVL for first loop :

10 = 1 I1  + 1 ( I1  - I 2 )

10 = 2 I1  - I 2 ---------- (i)

KVL for second loop :

1 ( I 2  - I1 ) + 4 I 2  = 0

5 I 2  - I1  = 0                   --------- (ii)

∴          I2  =   I1 /5 = 0.2 I1                  --------- (iii)

Put the value of I2 in Eq. (i)

10 = 2 I1  - 0.2 I1  = 1.8 I1

⇒         I1  = 5.55 Amp

From Eq. (iii), I2  = 1.11 Amp .

Posted Date: 2/5/2013 6:42:36 AM | Location : United States

Related Discussions:- Evaluate currents in the circuits, Assignment Help, Ask Question on Evaluate currents in the circuits, Get Answer, Expert's Help, Evaluate currents in the circuits Discussions

Write discussion on Evaluate currents in the circuits
Your posts are moderated
Related Questions
a) Write a program that will read and show the analog voltage on pin PE7 approximately once every second. b) Write a program that will read and show in decivolts the analog volt

Q. What do you mean by Resistance? An ideal resistor is a circuit element with the property that the current through it is linearly proportional to the potential difference acr

Points of Verification of Connection i) Phase association ii) CT polarity iii) VT polarity iv) Phase angles v)  Phase sequence vi) System conditions - unbalanc

really need help how to run the veener press line for wood-based panels?

What are the 8086 interrupt types? Dedicated interrupts Type 0: Divide by zero interrupt Type 1: Single step interrupt Type 2:Non maskable interrupt Type 3: Breakpo

how should I calculate inverse z transform of 1/0.729z^-1+0.729z+1.5314

what is fuck

Clipper Circuits: Clipper circuit have ability to Clipper of portions of the input signals without distorting the remaining part of the alternating wave form. Clamper net

With respect to serial communication define the asynchronous communication. Asynchronous implies "no synchronization", and therefore does not require sending and receiving idl

Q. For the NOR and inverter realizations shown in Figure, find the truth table, the type of gate realized, and the expression for the logic output, in each case.